| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | xilinx: Add simulation model for IBUFG. | Marcin Kościelnicki | 2019-10-10 | 1 | -0/+11 |
| | | |||||
| * | Rename abc_* names/attributes to more precisely be abc9_* | Eddie Hung | 2019-10-04 | 1 | -19/+19 |
| | | |||||
| * | Add LDCE/LDPE sim library, remove from *cells_xtra.{v,py} | Eddie Hung | 2019-09-30 | 1 | -0/+44 |
| | | |||||
| * | Merge remote-tracking branch 'origin/clifford/fix1381' into xc7dsp | Eddie Hung | 2019-09-19 | 1 | -8/+44 |
| |\ | |||||
| | * | Use extractinv for synth_xilinx -ise | Marcin Kościelnicki | 2019-09-19 | 1 | -8/+44 |
| | | | |||||
| * | | Mis-spell | Eddie Hung | 2019-09-18 | 1 | -10/+25 |
| | | | |||||
| * | | Add pattern detection support for DSP48E1 model, check against vendor | Eddie Hung | 2019-09-18 | 1 | -4/+43 |
| | | | |||||
| * | | Merge remote-tracking branch 'origin/master' into xc7dsp | Eddie Hung | 2019-09-05 | 1 | -26/+70 |
| |\| | |||||
| | * | Remove trailing space | Eddie Hung | 2019-08-30 | 1 | -2/+2 |
| | | | |||||
| | * | Merge remote-tracking branch 'origin/master' into xaig_arrival | Eddie Hung | 2019-08-28 | 1 | -15/+78 |
| | |\ | |||||
| | * | | Put attributes above port | Eddie Hung | 2019-08-23 | 1 | -19/+46 |
| | | | | |||||
| | * | | Merge remote-tracking branch 'origin/master' into xaig_arrival | Eddie Hung | 2019-08-23 | 1 | -5/+10 |
| | |\ \ | |||||
| | * | | | Add abc_arrival to SRL* | Eddie Hung | 2019-08-21 | 1 | -3/+5 |
| | | | | | |||||
| | * | | | Oops | Eddie Hung | 2019-08-20 | 1 | -1/+1 |
| | | | | | |||||
| | * | | | xilinx to use abc_map.v with -max_iter 1 | Eddie Hung | 2019-08-20 | 1 | -3/+6 |
| | | | | | |||||
| | * | | | Add reference to FD* timing | Eddie Hung | 2019-08-20 | 1 | -0/+2 |
| | | | | | |||||
| | * | | | Remove sequential extension | Eddie Hung | 2019-08-20 | 1 | -8/+16 |
| | | | | | |||||
| | * | | | Remove SRL* delays from cells_sim.v | Eddie Hung | 2019-08-20 | 1 | -5/+3 |
| | | | | | |||||
| | * | | | Wrap LUTRAMs in order to capture comb/seq behaviour | Eddie Hung | 2019-08-20 | 1 | -15/+9 |
| | | | | | |||||
| | * | | | Add LUTRAM delays | Eddie Hung | 2019-08-20 | 1 | -3/+6 |
| | | | | | |||||
| | * | | | Use abc_{map,unmap,model}.v | Eddie Hung | 2019-08-20 | 1 | -8/+0 |
| | | | | | |||||
| | * | | | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-08-20 | 1 | -2/+2 |
| | |\ \ \ | |||||
| | * | | | | Add arrival times for SRL outputs | Eddie Hung | 2019-08-19 | 1 | -3/+5 |
| | | | | | | |||||
| * | | | | | Merge branch 'xc7dsp' of github.com:YosysHQ/yosys into xc7dsp | Eddie Hung | 2019-08-30 | 1 | -24/+79 |
| |\ \ \ \ \ | |||||
| | * \ \ \ \ | Merge branch 'master' into xc7dsp | David Shah | 2019-08-30 | 1 | -24/+91 |
| | |\ \ \ \ \ | | | |_|_|/ | | |/| | | | |||||
| | | * | | | | Add (* clkbuf_sink *) to SRLC16E, reorder ports to match vendor | Eddie Hung | 2019-08-28 | 1 | -3/+8 |
| | | | | | | | |||||
| | | * | | | | xilinx: Add SRLC16E primitive. | Marcin Kościelnicki | 2019-08-27 | 1 | -1/+21 |
| | | | | | | | | | | | | | | | | | | | | | | | | | Fixes #1331. | ||||
| | | * | | | | Merge branch 'master' into mwk/xilinx_bufgmap | Eddie Hung | 2019-08-23 | 1 | -1/+1 |
| | | |\ \ \ \ | | | | |_|/ | | | |/| | | |||||
| | | | * | | | Forgot one | Eddie Hung | 2019-08-23 | 1 | -1/+2 |
| | | | | | | | |||||
| | | * | | | | Merge branch 'master' into mwk/xilinx_bufgmap | Eddie Hung | 2019-08-23 | 1 | -11/+22 |
| | | |\| | | | |||||
| | | | * | | | Put abc_* attributes above port | Eddie Hung | 2019-08-23 | 1 | -7/+14 |
| | | | | |/ | | | |/| | |||||
| | | * | | | Merge remote-tracking branch 'origin/master' into mwk/xilinx_bufgmap | Eddie Hung | 2019-08-23 | 1 | -14/+20 |
| | | |\| | | |||||
| | | * | | | move attributes to wires | Marcin Kościelnicki | 2019-08-13 | 1 | -33/+42 |
| | | | | | | |||||
| | | * | | | Add clock buffer insertion pass, improve iopadmap. | Marcin Kościelnicki | 2019-08-13 | 1 | -0/+16 |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | A few new attributes are defined for use in cell libraries: - iopad_external_pin: marks PAD cell's external-facing pin. Pad insertion will be skipped for ports that are already connected to such a pin. - clkbuf_sink: marks an input pin as a clock pin, requesting clock buffer insertion. - clkbuf_driver: marks an output pin as a clock buffer output pin. Clock buffer insertion will be skipped for nets that are already driven by such a pin. All three are module attributes that should be set to a comma-separeted list of pin names. Clock buffer insertion itself works as follows: 1. All cell ports, starting from bottom up, can be marked as clock sinks (requesting clock buffer insertion) or as clock buffer outputs. 2. If a wire in a given module is driven by a cell port that is a clock buffer output, it is in turn also considered a clock buffer output. 3. If an input port in a non-top module is connected to a clock sink in a contained cell, it is also in turn considered a clock sink. 4. If a wire in a module is driven by a non-clock-buffer cell, and is also connected to a clock sink port in a contained cell, a clock buffer is inserted in this module. 5. For the top module, a clock buffer is also inserted on input ports connected to clock sinks, optionally with a special kind of input PAD (such as IBUFG for Xilinx). 6. Clock buffer insertion on a given wire is skipped if the clkbuf_inhibit attribute is set on it. | ||||
| * | | | | | Merge remote-tracking branch 'origin/master' into xc7dsp | Eddie Hung | 2019-08-20 | 1 | -8/+20 |
| |\ \ \ \ \ | | |_|/ / | |/| | | | |||||
| | * | | | | Unify abc_carry_{in,out} into abc_carry and use port dir, as @mithro | Eddie Hung | 2019-08-19 | 1 | -2/+2 |
| | | |_|/ | |/| | | |||||
| | * | | | Attach abc_scc_break, abc_carry_{in,out} attr to ports not modules | Eddie Hung | 2019-08-16 | 1 | -8/+20 |
| | | |/ | |/| | |||||
| * | | | Add assign PCOUT = P to DSP48E1 | Eddie Hung | 2019-08-13 | 1 | -0/+2 |
| | |/ |/| | |||||
| * | | Fix copy-pasta typo | Eddie Hung | 2019-08-08 | 1 | -2/+2 |
| | | | |||||
| * | | DSP48E1 sim model: add SIMD tests | David Shah | 2019-08-08 | 1 | -1/+1 |
| | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| * | | DSP48E1 model: test CE inputs | David Shah | 2019-08-08 | 1 | -5/+8 |
| | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| * | | DSP48E1 sim model: seq test working | David Shah | 2019-08-08 | 1 | -6/+13 |
| | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| * | | DSP48E1 sim model: Comb, no pre-adder, mode working | David Shah | 2019-08-08 | 1 | -2/+3 |
| | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| * | | [wip] sim model testing | David Shah | 2019-08-08 | 1 | -2/+2 |
| | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| * | | [wip] sim model testing | David Shah | 2019-08-08 | 1 | -40/+49 |
| | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| * | | [wip] DSP48E1 sim model improvements | David Shah | 2019-08-07 | 1 | -6/+82 |
| | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| * | | [wip] DSP48E1 sim model improvements | David Shah | 2019-08-06 | 1 | -23/+120 |
| | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| * | | [wip] DSP48E1 sim model improvements | David Shah | 2019-08-06 | 1 | -8/+75 |
| | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| * | | Signedness | Eddie Hung | 2019-07-16 | 1 | -7/+7 |
| | | | |||||
| * | | Merge branch 'xc7dsp' of github.com:YosysHQ/yosys into xc7dsp | Eddie Hung | 2019-07-16 | 1 | -1/+1 |
| |\ \ | |||||
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |