| Commit message (Expand) | Author | Age | Files | Lines |
|---|
| * | Remove trailing space | Eddie Hung | 2019-08-30 | 1 | -2/+2 |
| * | Merge remote-tracking branch 'origin/master' into xaig_arrival | Eddie Hung | 2019-08-28 | 1 | -15/+78 |
| |\ |
|
| | * | Add (* clkbuf_sink *) to SRLC16E, reorder ports to match vendor | Eddie Hung | 2019-08-28 | 1 | -3/+8 |
| | * | xilinx: Add SRLC16E primitive. | Marcin Kościelnicki | 2019-08-27 | 1 | -1/+21 |
| | * | Merge branch 'master' into mwk/xilinx_bufgmap | Eddie Hung | 2019-08-23 | 1 | -1/+1 |
| | |\ |
|
| | * \ | Merge branch 'master' into mwk/xilinx_bufgmap | Eddie Hung | 2019-08-23 | 1 | -11/+22 |
| | |\ \ |
|
| | * \ \ | Merge remote-tracking branch 'origin/master' into mwk/xilinx_bufgmap | Eddie Hung | 2019-08-23 | 1 | -14/+20 |
| | |\ \ \ |
|
| | * | | | | move attributes to wires | Marcin Kościelnicki | 2019-08-13 | 1 | -33/+42 |
| | * | | | | Add clock buffer insertion pass, improve iopadmap. | Marcin Kościelnicki | 2019-08-13 | 1 | -0/+16 |
| * | | | | | Put attributes above port | Eddie Hung | 2019-08-23 | 1 | -19/+46 |
| * | | | | | Merge remote-tracking branch 'origin/master' into xaig_arrival | Eddie Hung | 2019-08-23 | 1 | -5/+10 |
| |\ \ \ \ \
| | |_|_|/
| |/| | | |
|
| | * | | | | Forgot one | Eddie Hung | 2019-08-23 | 1 | -1/+2 |
| | | |_|/
| |/| | |
|
| | * | | | Put abc_* attributes above port | Eddie Hung | 2019-08-23 | 1 | -7/+14 |
| | | |/
| |/| |
|
| * | | | Add abc_arrival to SRL* | Eddie Hung | 2019-08-21 | 1 | -3/+5 |
| * | | | Oops | Eddie Hung | 2019-08-20 | 1 | -1/+1 |
| * | | | xilinx to use abc_map.v with -max_iter 1 | Eddie Hung | 2019-08-20 | 1 | -3/+6 |
| * | | | Add reference to FD* timing | Eddie Hung | 2019-08-20 | 1 | -0/+2 |
| * | | | Remove sequential extension | Eddie Hung | 2019-08-20 | 1 | -8/+16 |
| * | | | Remove SRL* delays from cells_sim.v | Eddie Hung | 2019-08-20 | 1 | -5/+3 |
| * | | | Wrap LUTRAMs in order to capture comb/seq behaviour | Eddie Hung | 2019-08-20 | 1 | -15/+9 |
| * | | | Add LUTRAM delays | Eddie Hung | 2019-08-20 | 1 | -3/+6 |
| * | | | Use abc_{map,unmap,model}.v | Eddie Hung | 2019-08-20 | 1 | -8/+0 |
| * | | | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-08-20 | 1 | -2/+2 |
| |\| | |
|
| | * | | Unify abc_carry_{in,out} into abc_carry and use port dir, as @mithro | Eddie Hung | 2019-08-19 | 1 | -2/+2 |
| * | | | Add arrival times for SRL outputs | Eddie Hung | 2019-08-19 | 1 | -3/+5 |
| |/ / |
|
| * / | Attach abc_scc_break, abc_carry_{in,out} attr to ports not modules | Eddie Hung | 2019-08-16 | 1 | -8/+20 |
| |/ |
|
| * | xilinx: Fix the default values for FDPE/FDSE INIT attributes to match ISE/Viv... | Marcin Kościelnicki | 2019-07-11 | 1 | -2/+2 |
| * | Revert "Fix broken MUXFx box, use MUXF7x2 box instead" | Eddie Hung | 2019-07-01 | 1 | -3/+3 |
| * | Fix broken MUXFx box, use MUXF7x2 box instead | Eddie Hung | 2019-07-01 | 1 | -3/+3 |
| * | Fix CARRY4 abc_box_id | Eddie Hung | 2019-06-28 | 1 | -1/+1 |
| * | Merge remote-tracking branch 'origin/master' into xc7mux | Eddie Hung | 2019-06-28 | 1 | -2/+2 |
| |\ |
|
| | * | Refactor for one "abc_carry" attribute on module | Eddie Hung | 2019-06-27 | 1 | -2/+2 |
| | * | Merge origin/master | Eddie Hung | 2019-06-27 | 1 | -1/+1 |
| * | | Merge remote-tracking branch 'origin/xaig' into xc7mux | Eddie Hung | 2019-06-26 | 1 | -3/+3 |
| |\| |
|
| | * | Add "WE" to dist RAM's abc_scc_break | Eddie Hung | 2019-06-26 | 1 | -3/+3 |
| | * | Add RAM32X1D box info | Eddie Hung | 2019-06-25 | 1 | -2/+3 |
| | * | Merge remote-tracking branch 'origin/master' into xaig | Eddie Hung | 2019-06-25 | 1 | -0/+17 |
| | |\ |
|
| * | \ | Merge remote-tracking branch 'origin/eddie/fix1132' into xc7mux | Eddie Hung | 2019-06-26 | 1 | -1/+1 |
| |\ \ \ |
|
| | * | | | Simulation model verilog fix | Miodrag Milanovic | 2019-06-26 | 1 | -1/+1 |
| | | |/
| |/| |
|
| * | | | Cleanup abc_box_id | Eddie Hung | 2019-06-26 | 1 | -5/+5 |
| * | | | Add RAM32X1D box info | Eddie Hung | 2019-06-24 | 1 | -2/+3 |
| * | | | Merge remote-tracking branch 'origin/xaig' into xc7mux | Eddie Hung | 2019-06-24 | 1 | -0/+2 |
| |\ \ \
| | |/
| |/| |
|
| | * | | Add Xilinx dist RAM as comb boxes | Eddie Hung | 2019-06-24 | 1 | -0/+2 |
| * | | | Merge remote-tracking branch 'origin/eddie/ram32x1d' into xc7mux | Eddie Hung | 2019-06-24 | 1 | -0/+17 |
| |\ \ \
| | |/
| |/| |
|
| | * | | Add RAM32X1D support | Eddie Hung | 2019-06-24 | 1 | -0/+17 |
| * | | | Merge remote-tracking branch 'origin/xaig' into xc7mux | Eddie Hung | 2019-06-22 | 1 | -2/+0 |
| |\ \ \
| | |/
| |/| |
|
| | * | | Remove DFF and RAMD box info for now | Eddie Hung | 2019-06-21 | 1 | -2/+0 |
| * | | | Add $__XILINX_MUXF78 to preserve entire box | Eddie Hung | 2019-06-21 | 1 | -0/+8 |
| |/ / |
|
| * | | Remove WIP ABC9 flop support | Eddie Hung | 2019-06-14 | 1 | -10/+10 |
| * | | Disable dist RAM boxes due to comb loop | Eddie Hung | 2019-06-11 | 1 | -2/+2 |
