aboutsummaryrefslogtreecommitdiffstats
path: root/README.md
Commit message (Expand)AuthorAgeFilesLines
* Update CopyrightClaire Wolf2020-03-161-1/+1
* License: bump year and add titleWaldir Pimenta2020-03-141-1/+1
* Small fixesEddie Hung2020-02-271-6/+6
* xilinx: improve specify functionalityEddie Hung2020-02-271-1/+6
* xilinx: use specify blocks in place of abc9_{arrival,required}Eddie Hung2020-02-271-13/+2
* Merge pull request #1642 from jjj11x/jjj11x/sv-enumClaire Wolf2020-02-201-0/+17
|\
| * update documentation for enums and typedefsJeff Wang2020-02-171-0/+17
* | Add comment for macOS dependency installMiodrag Milanović2020-02-151-1/+1
* | Merge pull request #1661 from YosysHQ/eddie/abc9_requiredEddie Hung2020-02-051-4/+9
|\ \
| * | Fix typoEddie Hung2020-01-271-1/+1
| * | Update README.md for (* abc9_required *)Eddie Hung2020-01-151-4/+9
| |/
* / Update CHANGELOG and READMEDavid Shah2020-02-021-0/+4
|/
* Reword (* abc9_flop *) descriptionEddie Hung2020-01-061-2/+3
* Restore abc9 -keepffEddie Hung2020-01-011-3/+0
* Add CHANGELOG entry, add abc9_{flop,keep} attr to README.mdEddie Hung2019-12-301-0/+6
* Put specify/endspecify inside ``Eddie Hung2019-12-201-4/+4
* Update README.md :: abc_ -> abc9_Eddie Hung2019-12-111-3/+3
* clkbufmap: Add support for inverters in clock path.Marcin Kościelnicki2019-11-251-0/+7
* Update CHANGELOG and READMEDavid Shah2019-11-221-0/+5
* Update CHANGELOG and READMEDavid Shah2019-10-031-0/+2
* Added extractinv passMarcin Kościelnicki2019-09-191-0/+6
* Merge pull request #1312 from YosysHQ/xaig_arrivalEddie Hung2019-09-051-8/+5
|\
| * Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-08-301-14/+14
| |\
| * \ Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-08-301-1/+1
| |\ \
| * \ \ Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-08-281-0/+15
| |\ \ \
| * \ \ \ Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-08-231-3/+6
| |\ \ \ \
| * | | | | Add (* abc_arrival=<int> *) docEddie Hung2019-08-201-0/+5
| * | | | | Deprecate `abc_scc_break` attributeEddie Hung2019-08-201-8/+0
* | | | | | Update README.mdClifford Wolf2019-09-051-1/+2
* | | | | | Rename conflicting wires on flatten/techmap, add "hierconn" attribute, fixes ...Clifford Wolf2019-09-051-0/+3
| |_|_|_|/ |/| | | |
* | | | | Merge pull request #1340 from YosysHQ/eddie/abc_no_cleanEddie Hung2019-08-301-17/+17
|\ \ \ \ \ | |_|_|_|/ |/| | | |
| * | | | Group abc_* attribute doc with other attributesEddie Hung2019-08-291-17/+17
| | |_|/ | |/| |
* / | | Format `-pwires`Eddie Hung2019-08-301-1/+1
|/ / /
* | | Mention clkbuf_inhibit can be overriddenEddie Hung2019-08-231-7/+8
* | | Merge remote-tracking branch 'origin/master' into mwk/xilinx_bufgmapEddie Hung2019-08-231-3/+23
|\ \ \ | | |/ | |/|
| * | Make macOS depenency clearMiodrag Milanovic2019-08-231-2/+5
| * | Bump year in copyright noticeClifford Wolf2019-08-221-1/+1
| |/
| * Clarify with 'only'Eddie Hung2019-08-191-1/+1
| * Update docEddie Hung2019-08-191-3/+4
| * Add doc for abc_* attributesEddie Hung2019-08-161-0/+16
* | README updatesMarcin Kościelnicki2019-08-131-0/+14
|/
* Update README to use "read" instead of "read_verilog"Clifford Wolf2019-07-291-48/+19
* Add support for reading gzip'd input filesDavid Shah2019-07-261-3/+3
* Updated FreeBSD dependencies in README.mdRoman-Parise2019-07-141-1/+1
* Add "read_verilog -pwires" feature, closes #1106Clifford Wolf2019-06-191-0/+4
* Add defaultvalue attributeClifford Wolf2019-06-191-0/+4
* README.md: Missing formatting for <tag>Tux32019-06-041-1/+1
* Refactor hierarchy wand/wor handlingClifford Wolf2019-05-281-1/+1
* update README.md with wand/wor informationStefan Biereigel2019-05-271-2/+2
* Add $stop to documentationClifford Wolf2019-05-091-3/+4
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-29 17:36:00 +0000