aboutsummaryrefslogtreecommitdiffstats
path: root/tests
Commit message (Expand)AuthorAgeFilesLines
* Merge pull request #1811 from PeterCrozier/typedef_scopeN. Engelhardt2020-03-301-0/+7
|\
| * Support module/package/interface/block scope for typedef names.Peter Crozier2020-03-231-0/+7
* | Add support for SystemVerilog-style `define to Verilog frontendRupert Swarbrick2020-03-274-0/+50
* | Merge pull request #1806 from YosysHQ/mwk/techmap-replace-fixClaire Wolf2020-03-261-0/+18
|\ \
| * | techmap: Fix cell names with _TECHMAP_REPLACE_.*Marcin Kościelnicki2020-03-231-0/+18
* | | Merge pull request #1763 from boqwxp/issue1762N. Engelhardt2020-03-235-0/+19
|\ \ \ | |_|/ |/| |
| * | Do not warn on empty selection with prefixed `arg_memb`.Alberto Gonzalez2020-03-231-0/+5
| * | Suppress warnings for empty `select` arguments when `-count` or `-assert-*` o...Alberto Gonzalez2020-03-231-0/+2
| * | Add tests for `select` command warnings.Alberto Gonzalez2020-03-233-0/+12
* | | Merge pull request #1803 from Grazfather/typedefN. Engelhardt2020-03-237-25/+26
|\ \ \ | |_|/ |/| |
| * | Revert typedef tests to standard grammar.Peter2020-03-227-25/+26
* | | Add test for abc9+mince issueDavid Shah2020-03-201-0/+17
|/ /
* | fsm_extract: Initialize celltypes with full design.Marcin Kościelnicki2020-03-191-0/+33
* | Merge pull request #1774 from boqwxp/execN. Engelhardt2020-03-191-0/+6
|\ \
| * | Add test for `exec` command.Alberto Gonzalez2020-03-161-0/+6
| |/
* / fix argument order for macOS compatibilityN. Engelhardt2020-03-181-3/+3
|/
* Merge pull request #1759 from zeldin/constant_with_comment_reduxMiodrag Milanović2020-03-142-0/+24
|\
| * Add regression tests for new handling of comments in constantsMarcus Comstedt2020-03-142-0/+24
* | Merge pull request #1754 from boqwxp/precise_locationsMiodrag Milanović2020-03-141-0/+8
|\ \
| * | verilog: add testEddie Hung2020-03-111-0/+8
* | | Added back tests for loggerMiodrag Milanovic2020-03-134-0/+24
| |/ |/|
* | Merge pull request #1721 from YosysHQ/dave/tribuf-unusedDavid Shah2020-03-101-0/+14
|\ \ | |/ |/|
| * deminout: Don't demote inouts with unused bitsDavid Shah2020-03-041-0/+14
* | Fix partsel expr bit width handling and add test caseClaire Wolf2020-03-081-0/+4
* | rpc test: make frontend listen before launching yosys & introduce safeguard i...N. Engelhardt2020-03-061-1/+2
* | tests: extend tests/arch/run-tests.sh for definesEddie Hung2020-03-051-3/+14
* | Merge pull request #1718 from boqwxp/precise_locationsClaire Wolf2020-03-032-4/+4
|\ \
| * | Change attribute search value to specify precise location instead of simple l...Alberto Gonzalez2020-02-241-2/+2
| * | Change attribute search value to specify precise location instead of simple l...Alberto Gonzalez2020-02-241-2/+2
| |/
* | Merge pull request #1519 from YosysHQ/eddie/submod_poClaire Wolf2020-03-031-0/+124
|\ \
| * \ Merge branch 'master' into eddie/submod_poEddie Hung2020-02-0183-175/+2399
| |\ \
| * | | Add a quick testcase for unknown modules as inoutEddie Hung2019-12-091-2/+24
* | | | iopadmap: Look harder for already-present buffers. (#1731)Marcelina Kościelnicka2020-03-021-2/+21
* | | | Merge pull request #1724 from YosysHQ/eddie/abc9_specifyEddie Hung2020-03-026-7/+10
|\ \ \ \
| * | | | Revert "Fix tests/arch/xilinx/fsm.ys to count flops only"Eddie Hung2020-02-271-3/+9
| * | | | Cleanup testsEddie Hung2020-02-272-1/+1
| * | | | Update bug1630.ys to use -lut 4 instead of lut fileEddie Hung2020-02-271-1/+1
| * | | | Fix tests/arch/xilinx/fsm.ys to count flops onlyEddie Hung2020-02-271-9/+3
| * | | | Update simple_abc9 testsEddie Hung2020-02-273-5/+8
| | |_|/ | |/| |
* / | | ast: fixes #1710; do not generate RTLIL for unreachable ternaryEddie Hung2020-02-271-0/+30
|/ / /
* | | Merge pull request #1703 from YosysHQ/eddie/specify_improveEddie Hung2020-02-212-3/+47
|\ \ \
| * | | clean: ignore specify-s inside cells when determining whether to keepEddie Hung2020-02-191-1/+20
| * | | verilog: ignore ranges too without -specifyEddie Hung2020-02-131-0/+7
| * | | verilog: improve specify support when not in -specify modeEddie Hung2020-02-132-3/+1
| * | | verilog: ignore '&&&' when not in -specify modeEddie Hung2020-02-131-0/+6
| * | | specify: system timing checks to accept min:typ:max tripleEddie Hung2020-02-131-0/+7
| * | | verilog: fix $specify3 checkEddie Hung2020-02-131-0/+7
* | | | Merge pull request #1642 from jjj11x/jjj11x/sv-enumClaire Wolf2020-02-204-1/+68
|\ \ \ \
| * | | | add attributes for enumerated values in ilangJeff Wang2020-02-172-3/+3
| * | | | scoped enum testsJeff Wang2020-01-161-1/+13
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-16 21:25:58 +0000