index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
techlibs
Commit message (
Collapse
)
Author
Age
Files
Lines
*
Add $cover cell type and SVA cover() support
Clifford Wolf
2017-02-04
1
-0
/
+8
|
*
greenpak4: Added INT pin to GP_SPI
Andrew Zonenberg
2016-12-21
1
-1
/
+3
|
*
greenpak4: removed unused MISO pin from GP_SPI
Andrew Zonenberg
2016-12-21
1
-1
/
+0
|
*
greenpak4: Removed SPI_BUFFER parameter
Andrew Zonenberg
2016-12-20
1
-1
/
+0
|
*
greenpak4: replaced MOSI/MISO with single one-way SDAT pin
Andrew Zonenberg
2016-12-20
1
-2
/
+1
|
*
greenpak4: Changed port names on GP_SPI for clarity
Andrew Zonenberg
2016-12-20
1
-4
/
+4
|
*
greenpak4: Initial implementation of GP_SPI cell
Andrew Zonenberg
2016-12-20
1
-0
/
+27
|
*
greenpak4: Updated GP_DCMP cell model
Andrew Zonenberg
2016-12-17
1
-2
/
+20
|
*
greenpak: Fixes to GP_DCMP* blocks. Added GP_CLKBUF.
Andrew Zonenberg
2016-12-16
1
-5
/
+10
|
*
greenpak4: Initial version of GP_DCMP skeleton (not yet usable). Changed ↵
Andrew Zonenberg
2016-12-15
1
-5
/
+24
|
|
|
|
interface to GP_DCMPMUX
*
greenpak4: More fixups of GP_DCMPx cells
Andrew Zonenberg
2016-12-15
1
-9
/
+3
|
*
greenpak4: And another typo :(
Andrew Zonenberg
2016-12-15
1
-1
/
+1
|
*
greenpak4: Fixed another typo
Andrew Zonenberg
2016-12-15
1
-1
/
+1
|
*
greenpak4: Fixed typo
Andrew Zonenberg
2016-12-15
1
-1
/
+1
|
*
greenpak4: Cleaned up trailing spaces in cells_sim
Andrew Zonenberg
2016-12-14
1
-60
/
+60
|
*
greenpak4: Added GP_DCMPREF / GP_DCMPMUX
Andrew Zonenberg
2016-12-14
1
-0
/
+23
|
*
Added GP_PWRDET block, BANDWIDTH_KHZ parameter to GP_ABUF
Andrew Zonenberg
2016-12-11
1
-1
/
+9
|
*
greenpak4: Added support for inferred input/output inverters on latches
Andrew Zonenberg
2016-12-10
1
-4
/
+17
|
*
greenpak4: Can now techmap inferred D latches (without set/reset or output ↵
Andrew Zonenberg
2016-12-10
3
-0
/
+17
|
|
|
|
inverter)
*
greenpak4: Inverted D latch cells now have nQ instead of Q as output port ↵
Andrew Zonenberg
2016-12-10
1
-15
/
+15
|
|
|
|
name for consistency
*
Added GP_DLATCH and GP_DLATCHI
Andrew Zonenberg
2016-12-05
1
-0
/
+18
|
*
Initial implementation of techlib support for GreenPAK latches. ↵
Andrew Zonenberg
2016-12-05
2
-0
/
+120
|
|
|
|
Instantiation only, no behavioral inference yet.
*
Updated help text for synth_greenpak4
Andrew Zonenberg
2016-12-05
1
-0
/
+2
|
*
Indenting fixes in gowin sim cell lib
Clifford Wolf
2016-11-08
1
-20
/
+28
|
*
Added hex constant support to write_verilog
Clifford Wolf
2016-11-03
1
-1
/
+1
|
*
iCE40 flow is not experimental anymore
Clifford Wolf
2016-11-01
1
-1
/
+1
|
*
Added initial version of "synth_gowin"
Clifford Wolf
2016-11-01
4
-0
/
+266
|
*
Fixed typo in last commit
Andrew Zonenberg
2016-10-18
1
-1
/
+1
|
*
greenpak4: Added GP_PGEN cell definition
Andrew Zonenberg
2016-10-18
1
-0
/
+21
|
*
Added GLITCH_FILTER parameter to GP_DELAY
Andrew Zonenberg
2016-10-18
1
-3
/
+2
|
*
greenpak4: added model for GP_EDGEDET block
Andrew Zonenberg
2016-10-18
1
-0
/
+10
|
*
greenpak4: Changed parameters for GP_SYSRESET
Andrew Zonenberg
2016-10-16
1
-1
/
+2
|
*
Added $anyseq cell type
Clifford Wolf
2016-10-14
1
-0
/
+12
|
*
Added $global_clock verilog syntax support for creating $ff cells
Clifford Wolf
2016-10-14
2
-2
/
+23
|
*
Added $ff and $_FF_ cell types
Clifford Wolf
2016-10-12
2
-1
/
+14
|
*
Added "prep -nokeepdc"
Clifford Wolf
2016-09-30
1
-4
/
+12
|
*
Added "prep -nomem"
Clifford Wolf
2016-08-30
1
-6
/
+16
|
*
Removed $aconst cell type
Clifford Wolf
2016-08-30
1
-12
/
+0
|
*
Removed $predict again
Clifford Wolf
2016-08-28
1
-8
/
+0
|
*
Added "wreduce -memx"
Clifford Wolf
2016-08-20
1
-2
/
+6
|
*
Added memory_memx pass, "memory -memx", and "prep -memx"
Clifford Wolf
2016-08-19
1
-2
/
+17
|
*
Added greenpak4_dffinv
Clifford Wolf
2016-08-15
3
-0
/
+199
|
*
greenpak4: Changed name of inverted output ports for consistency
Andrew Zonenberg
2016-08-14
2
-19
/
+19
|
*
greenpak4: Added GP_DFFxI cells
Andrew Zonenberg
2016-08-14
2
-0
/
+68
|
*
greenpak4: Renamed ports for better consistency (see azonenberg/openfpga:#6)
Andrew Zonenberg
2016-08-13
1
-10
/
+10
|
*
synth_greenpak4: use attrmvcp to move LOC from wires to cells.
whitequark
2016-08-10
1
-0
/
+2
|
*
Added $anyconst and $aconst
Clifford Wolf
2016-07-27
1
-0
/
+24
|
*
Added $initstate cell type and vlog function
Clifford Wolf
2016-07-21
1
-0
/
+17
|
*
After reading the SV spec, using non-standard predict() instead of expect()
Clifford Wolf
2016-07-21
1
-9
/
+1
|
*
Added basic support for $expect cells
Clifford Wolf
2016-07-13
1
-0
/
+16
|
[next]