index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
techlibs
Commit message (
Expand
)
Author
Age
Files
Lines
*
Start unification effort for machxo2 and ecp5
Miodrag Milanovic
2023-03-20
4
-31
/
+23
*
Add additional iopad_external_pin attributes
Miodrag Milanovic
2023-03-20
1
-4
/
+22
*
Add iopad_external_pin to some basic io primitives
Miodrag Milanovic
2023-03-20
2
-12
/
+13
*
insert IO buffers for ECP5, off by default
Miodrag Milanovic
2023-03-20
1
-1
/
+14
*
ice40: Fix path delay definitions
Stefan Riesenberger
2023-03-10
1
-14
/
+14
*
Merge pull request #3688 from pu-cc/gatemate-reginit
N. Engelhardt
2023-03-01
3
-8
/
+16
|
\
|
*
gatemate: Enable register initialization
Patrick Urban
2023-02-15
3
-8
/
+16
*
|
Merge pull request #3663 from uis246/master
Miodrag Milanović
2023-02-28
1
-0
/
+17
|
\
\
|
*
|
gowin: Add new types of oscillator
uis
2023-02-06
1
-0
/
+17
*
|
|
Merge pull request #3652 from martell/elvds
Miodrag Milanović
2023-02-28
1
-0
/
+8
|
\
\
\
|
*
|
|
gowin: Add support for emulated differential output
martell
2023-01-29
1
-0
/
+8
|
|
/
/
*
|
|
fabulous: Add support for mapping carry chains
gatecat
2023-02-27
4
-2
/
+93
*
|
|
Check DREG attribute
Oliver Keszöcze
2023-02-17
1
-1
/
+1
*
|
|
fabulous: Add CLK to BRAM interface primitives
gatecat
2023-02-16
1
-3
/
+3
|
|
/
|
/
|
*
|
gatemate: Update CC_PLL parameters
Patrick Urban
2023-02-14
1
-0
/
+3
*
|
gatemate: Add CC_USR_RSTN primitive
Patrick Urban
2023-02-14
1
-0
/
+6
*
|
gatemate: Ensure compatibility of LVDS ports with VHDL
Patrick Urban
2023-02-14
1
-12
/
+12
|
/
*
Merge pull request #3630 from yrabbit/gw1n4c-pll
Miodrag Milanović
2023-01-18
1
-0
/
+47
|
\
|
*
gowin: add a new type of PLL - PLLVR
YRabbit
2023-01-11
1
-0
/
+47
*
|
Merge pull request #3537 from jix/xprop
Jannis Harder
2023-01-11
2
-10
/
+60
|
\
\
|
|
/
|
/
|
|
*
Add bitwise `$bweqx` and `$bwmux` cells
Jannis Harder
2022-11-30
2
-1
/
+38
|
*
simlib: Use optional SIMLIB_GLOBAL_CLOCK to define a global clock signal
Jannis Harder
2022-11-30
1
-2
/
+8
|
*
simlib: Silence iverilog warning for `$lut`
Jannis Harder
2022-11-30
1
-1
/
+1
|
*
simlib: Fix wide $bmux and avoid iverilog warnings
Jannis Harder
2022-11-30
1
-2
/
+2
|
*
satgen, simlib: Consistent x-propagation for `$pmux` cells
Jannis Harder
2022-11-30
1
-4
/
+11
*
|
nexus: Fix BRAM write enable in PDP mode
gatecat
2023-01-04
1
-2
/
+2
|
/
*
fabulous: Allow adding extra custom prims and map rules
gatecat
2022-11-17
1
-0
/
+32
*
fabulous: improvements to the pass
gatecat
2022-11-17
6
-139
/
+199
*
fabulous: Unify and update primitives
gatecat
2022-11-17
3
-852
/
+356
*
Introduce RegFile mappings
TaoBi22
2022-11-17
4
-2
/
+95
*
Replace synth call with components, reintroduce flags and correct vpr flag im...
TaoBi22
2022-11-17
1
-4
/
+76
*
Reorder operations to load in primitive library before hierarchy pass
TaoBi22
2022-11-17
1
-5
/
+6
*
Add plib flag to specify custom primitive library path
TaoBi22
2022-11-17
1
-2
/
+14
*
Remove flattening from FABulous pass
TaoBi22
2022-11-17
1
-11
/
+2
*
Remove ALL currently unused flags (some to be reintroduced later and passed t...
TaoBi22
2022-11-17
1
-82
/
+3
*
Add synth_fabulous ScriptPass
TaoBi22
2022-11-17
8
-0
/
+1282
*
simlib: Simplify recently changed $mux model
Jannis Harder
2022-10-28
1
-4
/
+2
*
Merge pull request #3526 from jix/mux-simlib-eval
Jannis Harder
2022-10-24
1
-4
/
+1
|
\
|
*
Consistent $mux undef handling
Jannis Harder
2022-10-24
1
-4
/
+1
*
|
Add smtmap.v describing the smt2 backend's behavior for undef bits
Jannis Harder
2022-10-20
2
-0
/
+29
|
/
*
Test fixes for latest iverilog
Miodrag Milanovic
2022-09-21
2
-3
/
+2
*
sf2: add NOTES about using yosys for smartfusion2 and igloo2
Tristan Gingold
2022-08-31
1
-0
/
+84
*
sf2: add a test for $alu gate
Tristan Gingold
2022-08-31
1
-0
/
+22
*
sf2: suport $alu gate and ARI1 implementation
Tristan Gingold
2022-08-31
2
-2
/
+65
*
synth_sf2: purge on last clean
Tristan Gingold
2022-08-31
1
-2
/
+2
*
sf2/cells_sim.v: add XTLOSC, SYSRESET cells
Tristan Gingold
2022-08-31
1
-1
/
+110
*
sf2/cells_sim.v: add IOSTD parameter to I/O cells
Tristan Gingold
2022-08-31
1
-0
/
+11
*
synth_sf2: add -discard-ffinit option to discard ff initial value
Tristan Gingold
2022-08-31
1
-1
/
+11
*
Fitting help messages to 80 character width
KrystalDelusion
2022-08-24
6
-20
/
+25
*
Add the $anyinit cell and the formalff pass
Jannis Harder
2022-08-16
1
-0
/
+17
[next]