iCE40/yosys - clone of https://github.com/YosysHQ/yosys

	Commit message (Expand)	Author	Age	Files	Lines
*	iopadmap: Add native support for negative-polarity output enable.	Marcelina Kościelnicka	2021-11-09	1	-8/+0
*	Fixing old e-mail addresses and deadnames	Claire Xenia Wolf	2021-06-08	1	-1/+1
*	xilinx: Use dfflegalize.	Marcelina Kościelnicka	2020-07-09	1	-37/+0
*	Update dff2dffe, dff2dffs, zinit to new FF types.	Marcelina Kościelnicka	2020-06-23	1	-24/+24
*	Add force_downto and force_upto wire attributes.	Marcelina Kościelnicka	2020-05-19	1	-0/+6
*	xilinx: Improve flip-flop handling.	Marcin Kościelnicki	2019-12-18	1	-0/+27
*	xilinx: Add tristate buffer mapping. (#1528)	Marcin Kościelnicki	2019-12-04	1	-0/+8
*	Use abc_{map,unmap,model}.v	Eddie Hung	2019-08-20	1	-2/+0
*	xilinx: Fix missing cell name underscore in cells_map.v	David Shah	2019-07-25	1	-2/+2
*	Add some spacing	Eddie Hung	2019-07-10	1	-9/+9
*	Add some ASCII art explaining mux decomposition	Eddie Hung	2019-07-10	1	-0/+21
*	Extend using A[1] to preserve don't care	Eddie Hung	2019-07-09	1	-1/+9
*	Extend during mux decomposition with 1'bx	Eddie Hung	2019-07-09	1	-24/+3
*	Fix typo and comments	Eddie Hung	2019-07-09	1	-4/+4
*	Merge remote-tracking branch 'origin/master' into xc7mux	Eddie Hung	2019-07-09	1	-19/+25
\|\
\| *	Cleanup SRL inference/make more consistent	Eddie Hung	2019-06-29	1	-19/+25
* \|	Decompose mux inputs in delay-orientated (rather than area) fashion	Eddie Hung	2019-07-08	1	-18/+30
* \|	Add one more comment	Eddie Hung	2019-07-08	1	-0/+3
* \|	Less thinking	Eddie Hung	2019-07-08	1	-3/+3
* \|	Reword	Eddie Hung	2019-07-08	1	-2/+2
* \|	Map $__XILINX_SHIFTX in a more balanced manner	Eddie Hung	2019-07-08	1	-36/+49
* \|	Fixes for 2:1 muxes	Eddie Hung	2019-07-08	1	-4/+29
* \|	Revert "Fix broken MUXFx box, use MUXF7x2 box instead"	Eddie Hung	2019-07-01	1	-29/+29
* \|	Fix broken MUXFx box, use MUXF7x2 box instead	Eddie Hung	2019-07-01	1	-29/+29
* \|	Merge remote-tracking branch 'origin/master' into xc7mux	Eddie Hung	2019-06-29	1	-16/+6
\|\\|
* \|	Restore $__XILINX_MUXF78 const optimisation	Eddie Hung	2019-06-28	1	-24/+24
* \|	Clean up trimming leading 1'bx in A during techmappnig	Eddie Hung	2019-06-28	1	-15/+9
* \|	Merge remote-tracking branch 'origin/master' into xc7mux	Eddie Hung	2019-06-28	1	-4/+2
\|\\|
\| *	Reduce diff with upstream	Eddie Hung	2019-06-27	1	-4/+2
* \|	This optimisation doesn't seem to work...	Eddie Hung	2019-06-25	1	-24/+24
* \|	Reduce MuxFx resources in mux techmapping	Eddie Hung	2019-06-24	1	-10/+30
* \|	Reduce number of decomposed muxes during techmap	Eddie Hung	2019-06-24	1	-14/+11
* \|	Revert "Fix techmapping muxes some more"	Eddie Hung	2019-06-24	1	-4/+4
* \|	Fix techmapping muxes some more	Eddie Hung	2019-06-24	1	-4/+4
* \|	Fix mux techmapping	Eddie Hung	2019-06-24	1	-19/+20
* \|	Change synth_xilinx's -nomux to -minmuxf <int>	Eddie Hung	2019-06-24	1	-25/+41
* \|	Fix spacing	Eddie Hung	2019-06-21	1	-3/+3
* \|	Add $__XILINX_MUXF78 to preserve entire box	Eddie Hung	2019-06-21	1	-4/+12
* \|	Revert "Remove wide mux inference"	Eddie Hung	2019-06-14	1	-0/+120
\|/
*	Fix name clash	Eddie Hung	2019-06-13	1	-4/+8
*	Move neg-pol to pos-pol mapping from ff_map to cells_map.v	Eddie Hung	2019-06-12	1	-0/+8
*	Remove wide mux inference	Eddie Hung	2019-06-12	1	-120/+0
*	$__XILINX_MUX_ -> $__XILINX_SHIFTX	Eddie Hung	2019-06-06	1	-9/+9
*	Fix muxcover and its techmapping	Eddie Hung	2019-06-06	1	-2/+2
*	Run muxpack and muxcover in synth_xilinx	Eddie Hung	2019-06-06	1	-0/+12
*	Cleanup	Eddie Hung	2019-06-05	1	-10/+0
*	Fix name clash	Eddie Hung	2019-06-04	1	-11/+11
*	Add mux_map.v for wide mux	Eddie Hung	2019-06-04	1	-21/+14
*	Fix/workaround symptom unveiled by #1023	Eddie Hung	2019-05-21	1	-4/+14
*	Merge remote-tracking branch 'origin/master' into xc7mux	Eddie Hung	2019-05-21	1	-6/+8
\|\