diff options
| author | Eddie Hung <eddie@fpgeh.com> | 2019-08-20 12:39:11 -0700 |
|---|---|---|
| committer | Eddie Hung <eddie@fpgeh.com> | 2019-08-20 12:39:11 -0700 |
| commit | be9e4f1b674ef4fb3f02e99efcfda04ea27b2a68 (patch) | |
| tree | 793d391e5b20a0214d608c7dfe0cf894be143819 /techlibs/xilinx/cells_map.v | |
| parent | c4d4c6db3f4bff22b2fa3a152c5c33d648af81f8 (diff) | |
| download | yosys-be9e4f1b674ef4fb3f02e99efcfda04ea27b2a68.tar.gz yosys-be9e4f1b674ef4fb3f02e99efcfda04ea27b2a68.tar.bz2 yosys-be9e4f1b674ef4fb3f02e99efcfda04ea27b2a68.zip | |
Use abc_{map,unmap,model}.v
Diffstat (limited to 'techlibs/xilinx/cells_map.v')
| -rw-r--r-- | techlibs/xilinx/cells_map.v | 2 |
1 files changed, 0 insertions, 2 deletions
diff --git a/techlibs/xilinx/cells_map.v b/techlibs/xilinx/cells_map.v index b8e5bafc7..a15884ec4 100644 --- a/techlibs/xilinx/cells_map.v +++ b/techlibs/xilinx/cells_map.v @@ -331,7 +331,6 @@ module \$_MUX16_ (A, B, C, D, E, F, G, H, I, J, K, L, M, N, O, P, S, T, U, V, Y) endmodule `endif -`ifndef _ABC module \$__XILINX_MUXF78 (O, I0, I1, I2, I3, S0, S1); output O; input I0, I1, I2, I3, S0, S1; @@ -364,4 +363,3 @@ module \$__XILINX_MUXF78 (O, I0, I1, I2, I3, S0, S1); else MUXF8 mux8 (.I0(T0), .I1(T1), .S(S1), .O(O)); endmodule -`endif |