index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
Commit message (
Expand
)
Author
Age
Files
Lines
*
abc9 to no longer to clock partitioning, operate on whole modules only
Eddie Hung
2019-11-25
1
-139
/
+32
*
clkpart to analyse async flops too
Eddie Hung
2019-11-25
1
-0
/
+8
*
Merge remote-tracking branch 'origin/eddie/clkpart' into xaig_dff
Eddie Hung
2019-11-23
1
-2
/
+3
|
\
|
*
More oopsies
Eddie Hung
2019-11-23
1
-2
/
+3
*
|
Conditioning abc9 on POs not accurate due to cells
Eddie Hung
2019-11-23
1
-15
/
+6
*
|
For abc9, run clkpart before ff_map and after abc9
Eddie Hung
2019-11-23
1
-0
/
+2
*
|
Merge remote-tracking branch 'origin/eddie/clkpart' into xaig_dff
Eddie Hung
2019-11-23
1
-13
/
+27
|
\
|
|
*
Print ".en=" only if there is an enable signal
Eddie Hung
2019-11-23
1
-1
/
+1
|
*
Escape IdStrings
Eddie Hung
2019-11-23
1
-3
/
+2
|
*
More sane naming of submod
Eddie Hung
2019-11-23
1
-2
/
+2
|
*
Add -set_attr option, -unpart to take attr name
Eddie Hung
2019-11-23
1
-10
/
+25
*
|
Merge remote-tracking branch 'origin/eddie/clkpart' into xaig_dff
Eddie Hung
2019-11-23
1
-18
/
+34
|
\
|
|
*
Do not use log_signal() for empty SigSpec to prevent "{ }"
Eddie Hung
2019-11-22
1
-2
/
+4
|
*
Call submod once, more meaningful submod names, ignore largest domain
Eddie Hung
2019-11-22
1
-18
/
+32
*
|
Merge branch 'xaig_dff' of github.com:YosysHQ/yosys into xaig_dff
Eddie Hung
2019-11-23
3
-11
/
+11
|
\
\
|
*
\
Merge pull request #1505 from YosysHQ/eddie/xaig_dff_adff
Eddie Hung
2019-11-23
5
-13
/
+53
|
|
\
\
|
|
*
|
Another sloppy mistake!
Eddie Hung
2019-11-21
1
-1
/
+1
|
|
*
|
Merge remote-tracking branch 'origin/xaig_dff' into eddie/xaig_dff_adff
Eddie Hung
2019-11-21
7
-13
/
+22
|
|
|
\
\
|
|
|
/
/
|
|
/
|
|
|
|
*
|
async2sync -> clk2fflogic
Eddie Hung
2019-11-21
1
-1
/
+1
*
|
|
|
Merge remote-tracking branch 'origin/eddie/clkpart' into xaig_dff
Eddie Hung
2019-11-22
3
-1
/
+1
|
\
\
\
\
|
|
|
_
|
/
|
|
/
|
|
|
*
|
|
Move clkpart into passes/hierarchy
Eddie Hung
2019-11-22
3
-1
/
+1
*
|
|
|
Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dff
Eddie Hung
2019-11-22
2
-51
/
+39
|
\
\
\
\
|
*
|
|
|
Remove redundant flatten
Eddie Hung
2019-11-22
1
-2
/
+0
|
*
|
|
|
submod to bitty rather bussy, for bussy wires used as input and output
Eddie Hung
2019-11-22
1
-48
/
+39
|
*
|
|
|
Stray dump
Eddie Hung
2019-11-22
1
-1
/
+0
*
|
|
|
|
Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dff
Eddie Hung
2019-11-22
2
-2
/
+38
|
\
|
|
|
|
|
*
|
|
|
Constant driven signals are also an input to submodules
Eddie Hung
2019-11-22
1
-2
/
+10
|
*
|
|
|
Add another test with constant driver
Eddie Hung
2019-11-22
1
-0
/
+28
*
|
|
|
|
Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dff
Eddie Hung
2019-11-22
1
-1
/
+0
|
\
|
|
|
|
|
*
|
|
|
Oops
Eddie Hung
2019-11-22
1
-1
/
+0
*
|
|
|
|
Merge remote-tracking branch 'origin/eddie/clkpart' into xaig_dff
Eddie Hung
2019-11-22
1
-8
/
+9
|
\
\
\
\
\
|
|
|
/
/
/
|
|
/
|
|
|
|
*
|
|
|
Only action if there is more than one clock domain
Eddie Hung
2019-11-22
1
-7
/
+8
|
*
|
|
|
Replace TODO
Eddie Hung
2019-11-22
1
-1
/
+1
*
|
|
|
|
Add testcase for signal used as part input part output
Eddie Hung
2019-11-22
1
-0
/
+5
*
|
|
|
|
write_xaiger back to working with whole modules only
Eddie Hung
2019-11-22
1
-5
/
+2
*
|
|
|
|
Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dff
Eddie Hung
2019-11-22
2
-1
/
+44
|
\
\
\
\
\
|
|
|
/
/
/
|
|
/
|
|
|
|
*
|
|
|
Cleanup spacing
Eddie Hung
2019-11-22
1
-2
/
+1
|
*
|
|
|
sigmap(wire) should inherit port_output status of POs
Eddie Hung
2019-11-22
1
-1
/
+19
|
*
|
|
|
Add testcase
Eddie Hung
2019-11-22
1
-0
/
+26
*
|
|
|
|
Merge branch 'eddie/clkpart' into xaig_dff
Eddie Hung
2019-11-22
2
-1
/
+2
|
\
\
\
\
\
|
|
|
/
/
/
|
|
/
|
|
|
|
*
|
|
|
Brackets
Eddie Hung
2019-11-22
1
-1
/
+1
|
*
|
|
|
Entry in Makefile.inc
Eddie Hung
2019-11-22
1
-0
/
+1
*
|
|
|
|
Merge branch 'eddie/clkpart' into xaig_dff
Eddie Hung
2019-11-22
15
-23
/
+591
|
\
|
|
|
|
|
*
|
|
|
Add to CHANGELOG
Eddie Hung
2019-11-22
1
-0
/
+1
|
*
|
|
|
New 'clkpart' to {,un}partition design according to clock/enable
Eddie Hung
2019-11-22
1
-0
/
+268
|
|
/
/
/
|
*
|
|
Merge pull request #1517 from YosysHQ/clifford/optmem
Clifford Wolf
2019-11-22
3
-0
/
+146
|
|
\
\
\
|
|
*
|
|
Add "opt_mem" pass
Clifford Wolf
2019-11-22
3
-0
/
+146
|
*
|
|
|
Merge pull request #1515 from YosysHQ/clifford/svastuff
Clifford Wolf
2019-11-22
2
-7
/
+39
|
|
\
\
\
\
|
|
|
/
/
/
|
|
/
|
|
|
|
|
*
|
|
Add Verific support for SVA nexttime properties
Clifford Wolf
2019-11-22
1
-0
/
+22
|
|
*
|
|
Improve handling of verific primitives in "verific -import -V" mode
Clifford Wolf
2019-11-22
1
-2
/
+2
[next]
