aboutsummaryrefslogtreecommitdiffstats
path: root/passes/techmap/techmap.cc
Commit message (Expand)AuthorAgeFilesLines
* Merge pull request #2356 from whitequark/flatten-techmap-no-tpl_driven-sigmapwhitequark2020-08-271-5/+3
|\
| * flatten, techmap: don't canonicalize tpl driven bits via sigmap.whitequark2020-08-261-5/+3
* | Replace "ILANG" with "RTLIL" everywhere.whitequark2020-08-261-2/+2
|/
* Merge pull request #2327 from YosysHQ/mwk/techmap-constmap-fixclairexen2020-08-201-1/+22
|\
| * techmap.CONSTMAP: Handle outputs before inputs.Marcelina Kościelnicka2020-08-051-1/+22
* | techmap: Add support for [] wildcards in techmap_celltype.Marcelina Kościelnicka2020-08-021-4/+32
|/
* techmap: Refactor to use FfInitVals.Marcelina Kościelnicka2020-07-241-41/+4
* techmap: Add _TECHMAP_CELLNAME_ special parameter.Marcelina Kościelnicka2020-07-211-0/+6
* techmap: don't drop attributes on replaced cells.whitequark2020-06-291-2/+3
* Use C++11 final/override keywords.whitequark2020-06-181-2/+2
* RTLIL: factor out RTLIL::Module::addMemory. NFC.whitequark2020-06-041-7/+1
* techmap, flatten: remove dead options.whitequark2020-06-041-225/+168
* flatten: split from techmap.whitequark2020-06-031-93/+0
* techmap: remove dead variable. NFC.whitequark2020-06-031-1/+0
* techmap: use C++11 default member initializers. NFC.whitequark2020-06-021-16/+6
* techmap: simplify.whitequark2020-06-021-7/+1
* techmap: use +/techmap.v instead of an ad-hoc code generator.whitequark2020-06-021-3/+1
* techmap: Replace naughty `const_cast<>()`s.Alberto Gonzalez2020-05-141-2/+4
* techmap: Replace pseudo-private member usage with the range accessor function...Alberto Gonzalez2020-05-141-3/+3
* techmap: sort celltypeMap as it determines techmap orderEddie Hung2020-05-141-1/+5
* Replace `std::set`s using custom comparators with `pool`.Alberto Gonzalez2020-05-141-4/+4
* techmap: prefix special wires with backslash for use as IdStringEddie Hung2020-05-141-11/+12
* Further clean up `passes/techmap/techmap.cc`.Alberto Gonzalez2020-05-141-5/+6
* Use `emplace()` for more efficient insertion into various `dict`s.Alberto Gonzalez2020-05-141-8/+8
* Build constant bits directly rather than constructing an object and copying i...Alberto Gonzalez2020-05-141-2/+5
* Replace `std::set` with `pool` for `cell_to_inbit` and `outbit_to_cell`.Alberto Gonzalez2020-05-141-2/+2
* Use `emplace()` rather than `insert()`.Alberto Gonzalez2020-05-141-1/+1
* Clean up pseudo-private member usage and ensure range iteration uses referenc...Alberto Gonzalez2020-05-141-17/+17
* Clean up extraneous buffer.Alberto Gonzalez2020-05-141-5/+2
* Replace `std::map` with `dict` for `unique_bit_id`.Alberto Gonzalez2020-05-141-1/+1
* Replace `std::map` with `dict` for `port_new2old_map`, `port_connmap`, and `c...Alberto Gonzalez2020-05-141-3/+3
* Replace `std::map` with `dict` for `connbits_map`, `cell_to_inbit`, and `outb...Alberto Gonzalez2020-05-141-3/+3
* Replace `std::map` with `dict` for `TechmapWires` type.Alberto Gonzalez2020-05-141-1/+1
* Replace `std::map` with `dict` for `celltypeMap`.Alberto Gonzalez2020-05-141-3/+3
* Replace `std::set` with `pool` for `handled_cells` and `techmap_wire_names`.Alberto Gonzalez2020-05-141-4/+4
* Replace `std::map` with `dict` for `positional_ports`.Alberto Gonzalez2020-05-141-1/+1
* Add specialized `hash()` for type `dict` and use a `dict` instead of a `std::...Alberto Gonzalez2020-05-141-4/+4
* Replace `std::map` with `dict` for `simplemap_mappers`.Alberto Gonzalez2020-05-141-1/+1
* Use `nullptr` instead of `NULL` in `passes/techmap/techmap.cc`.Alberto Gonzalez2020-05-141-10/+10
* Replace `std::string` and `RTLIL::IdString` with `IdString` in `passes/techma...Alberto Gonzalez2020-05-141-21/+21
* Do not modify design modules while iterating over `modules()`.Alberto Gonzalez2020-05-141-1/+4
* Clean up pseudo-private member usage, superfluous `std::vector` instantiation...Alberto Gonzalez2020-05-141-76/+70
* techmap: fix error messageEddie Hung2020-04-141-1/+1
* kernel: big fat patch to use more ID::*, otherwise ID(*)Eddie Hung2020-04-021-40/+40
* Merge pull request #1845 from YosysHQ/eddie/kernel_speedupEddie Hung2020-04-021-2/+2
|\
| * kernel: SigSpec use more const& + overloads to prevent implicit SigSpecEddie Hung2020-03-131-2/+2
* | techmap: Fix cell names with _TECHMAP_REPLACE_.*Marcin Kościelnicki2020-03-231-1/+1
|/
* Also rename cells with _TECHMAP_REPLACE_. prefix, as per @cliffordwolfEddie Hung2019-10-021-4/+8
* techmap wires named _TECHMAP_REPLACE_.<identifier> to create aliasEddie Hung2019-09-301-0/+10
* Fix _TECHMAP_REMOVEINIT_ handling.Marcin Kościelnicki2019-09-271-13/+17
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-08 03:08:02 +0000