aboutsummaryrefslogtreecommitdiffstats
path: root/passes/techmap/techmap.cc
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2020-04-02 07:13:33 -0700
committerGitHub <noreply@github.com>2020-04-02 07:13:33 -0700
commit37f42fe102e329793b884a47321423062eedfce7 (patch)
tree42cca1494ce7d806e8a638fe56bc8acd13733a21 /passes/techmap/techmap.cc
parent347774945972dc71910a3e38c9ec678f74f97d03 (diff)
parent348e8923148f1cc1bfb87bb71b7566d4bc111704 (diff)
downloadyosys-37f42fe102e329793b884a47321423062eedfce7.tar.gz
yosys-37f42fe102e329793b884a47321423062eedfce7.tar.bz2
yosys-37f42fe102e329793b884a47321423062eedfce7.zip
Merge pull request #1845 from YosysHQ/eddie/kernel_speedup
kernel: speedup by using more pass-by-const-ref
Diffstat (limited to 'passes/techmap/techmap.cc')
-rw-r--r--passes/techmap/techmap.cc4
1 files changed, 2 insertions, 2 deletions
diff --git a/passes/techmap/techmap.cc b/passes/techmap/techmap.cc
index 10001baaa..0a67d9dbe 100644
--- a/passes/techmap/techmap.cc
+++ b/passes/techmap/techmap.cc
@@ -906,8 +906,8 @@ struct TechmapWorker
RTLIL::SigSig port_conn;
for (auto &it : port_connmap) {
- port_conn.first.append_bit(it.first);
- port_conn.second.append_bit(it.second);
+ port_conn.first.append(it.first);
+ port_conn.second.append(it.second);
}
tpl->connect(port_conn);