aboutsummaryrefslogtreecommitdiffstats
path: root/passes/techmap/techmap.cc
diff options
context:
space:
mode:
authorAlberto Gonzalez <boqwxp@airmail.cc>2020-04-14 17:50:23 +0000
committerAlberto Gonzalez <boqwxp@airmail.cc>2020-05-14 20:06:53 +0000
commit437f3fb342f91d0c1a1a923c92312301a03cb07d (patch)
tree9e62ce204f6c05d20a892c8be3eac472ae38ab79 /passes/techmap/techmap.cc
parent99b586b28367e1aea8c9e75a8132079c4a3687f9 (diff)
downloadyosys-437f3fb342f91d0c1a1a923c92312301a03cb07d.tar.gz
yosys-437f3fb342f91d0c1a1a923c92312301a03cb07d.tar.bz2
yosys-437f3fb342f91d0c1a1a923c92312301a03cb07d.zip
Replace `std::map` with `dict` for `simplemap_mappers`.
Diffstat (limited to 'passes/techmap/techmap.cc')
-rw-r--r--passes/techmap/techmap.cc2
1 files changed, 1 insertions, 1 deletions
diff --git a/passes/techmap/techmap.cc b/passes/techmap/techmap.cc
index 99ec92f33..bd7cc14a9 100644
--- a/passes/techmap/techmap.cc
+++ b/passes/techmap/techmap.cc
@@ -62,7 +62,7 @@ void apply_prefix(IdString prefix, RTLIL::SigSpec &sig, RTLIL::Module *module)
struct TechmapWorker
{
- std::map<IdString, void(*)(RTLIL::Module*, RTLIL::Cell*)> simplemap_mappers;
+ dict<IdString, void(*)(RTLIL::Module*, RTLIL::Cell*)> simplemap_mappers;
std::map<std::pair<IdString, std::map<IdString, RTLIL::Const>>, RTLIL::Module*> techmap_cache;
std::map<RTLIL::Module*, bool> techmap_do_cache;
std::set<RTLIL::Module*, IdString::compare_ptr_by_name<RTLIL::Module>> module_queue;