| Commit message (Expand) | Author | Age | Files | Lines |
|---|
| * | Add some more reserve calls to RTLIL::Const | NotAFile | 2022-03-25 | 1 | -0/+5 |
| * | Add $bmux and $demux cells. | Marcelina Kościelnicka | 2022-01-28 | 1 | -2/+45 |
| * | sta: very crude static timing analysis pass | Lofty | 2021-11-25 | 1 | -0/+29 |
| * | verilog: use derived module info to elaborate cell connections | Zachary Snow | 2021-10-25 | 1 | -0/+5 |
| * | Split out logic for reprocessing an AstModule | Rupert Swarbrick | 2021-10-25 | 1 | -2/+2 |
| * | Add $aldff and $aldffe: flip-flops with async load. | Marcelina Kościelnicka | 2021-10-02 | 1 | -0/+110 |
| * | Add additional check to SigSpec | Claire Xenia Wolf | 2021-09-10 | 1 | -4/+12 |
| * | Generate an RTLIL representation of bind constructs | Rupert Swarbrick | 2021-08-13 | 1 | -0/+17 |
| * | Add v2 memory cells. | Marcelina Kościelnicka | 2021-08-11 | 1 | -2/+68 |
| * | memory: Introduce $meminit_v2 cell, with EN input. | Marcelina Kościelnicka | 2021-07-28 | 1 | -1/+11 |
| * | rtlil: Make Process handling more uniform with Cell and Wire. | Marcelina Kościelnicka | 2021-07-12 | 1 | -1/+31 |
| * | Simplify some RTLIL destructors | Rupert Swarbrick | 2021-06-14 | 1 | -10/+10 |
| * | opt_expr: Fix mul/div/mod by POT patterns to support >= 32 bits. | Marcelina Kościelnicka | 2021-06-09 | 1 | -0/+33 |
| * | Fixing old e-mail addresses and deadnames | Claire Xenia Wolf | 2021-06-08 | 1 | -1/+1 |
| * | kernel/rtlil: Extract some helpers for checking memory cell types. | Marcelina Kościelnicka | 2021-05-22 | 1 | -0/+10 |
| * | rtlil: add const accessors for modules, wires, and cells | Zachary Snow | 2021-03-25 | 1 | -0/+5 |
| * | blackbox: Include whiteboxed modules | gatecat | 2021-03-17 | 1 | -2/+2 |
| * | rtlil: Disallow 0-width chunks in SigSpec. | Marcelina Kościelnicka | 2021-03-15 | 1 | -18/+49 |
| * | Add support for memory writes in processes. | Marcelina Kościelnicka | 2021-03-08 | 1 | -0/+1 |
| * | Replace assert in addModule with more useful error message | Dan Ravensloft | 2021-03-06 | 1 | -1/+2 |
| * | bugpoint: add -wires option. | whitequark | 2020-12-07 | 1 | -1/+1 |
| * | Replace "ILANG" with "RTLIL" everywhere. | whitequark | 2020-08-26 | 1 | -2/+2 |
| * | Ensure \A_SIGNED is never used with $shiftx | Xiretza | 2020-08-18 | 1 | -1/+5 |
| * | Add add* functions for the new FF types | Marcelina Kościelnicka | 2020-06-23 | 1 | -0/+193 |
| * | Add new builtin FF types | Marcelina Kościelnicka | 2020-06-23 | 1 | -47/+224 |
| * | RTLIL: add Module::addProcess, use it in Module::cloneInto. NFC. | whitequark | 2020-06-09 | 1 | -2/+10 |
| * | flatten: preserve original object names via hdlname attribute. | whitequark | 2020-06-08 | 1 | -0/+16 |
| * | RTLIL: use {get,set}_string_attribute in {get,set}_strpool_attribute. | whitequark | 2020-06-08 | 1 | -2/+2 |
| * | Merge pull request #2105 from whitequark/split-flatten-off-techmap | clairexen | 2020-06-08 | 1 | -0/+12 |
| |\ |
|
| | * | RTLIL: factor out RTLIL::Module::addMemory. NFC. | whitequark | 2020-06-04 | 1 | -0/+12 |
| * | | Merge pull request #2006 from jersey99/signed-in-rtlil-wire | whitequark | 2020-06-04 | 1 | -0/+2 |
| |\ \
| |/
|/| |
|
| | * | Preserve 'signed'-ness of a verilog wire through RTLIL | Vamsi K Vytla | 2020-04-27 | 1 | -0/+2 |
| * | | Add flooring division operator | Xiretza | 2020-05-28 | 1 | -1/+2 |
| * | | Add flooring modulo operator | Xiretza | 2020-05-28 | 1 | -1/+2 |
| |/ |
|
| * | kernel: Cell::getParam() to throw exception again if not found | Eddie Hung | 2020-04-22 | 1 | -3/+2 |
| * | Use default parameter value in getParam | Marcelina Kościelnicka | 2020-04-21 | 1 | -1/+10 |
| * | ilang, ast: Store parameter order and default value information. | Marcelina Kościelnicka | 2020-04-21 | 1 | -1/+2 |
| * | rtlil: add AttrObject::has_attribute. | whitequark | 2020-04-16 | 1 | -0/+5 |
| * | rtlil: add AttrObject::{get,set}_string_attribute. | whitequark | 2020-04-16 | 1 | -17/+17 |
| * | Merge pull request #1927 from YosysHQ/eddie/design_remove_assert | Eddie Hung | 2020-04-16 | 1 | -0/+1 |
| |\ |
|
| | * | kernel: Design::remove(RTLIL::Module *) to check refcount_modules_ | Eddie Hung | 2020-04-14 | 1 | -0/+1 |
| * | | kernel: Module::makeblackbox() to clear connections too | Eddie Hung | 2020-04-13 | 1 | -0/+2 |
| |/ |
|
| * | Merge pull request #1858 from YosysHQ/eddie/fix1856 | Eddie Hung | 2020-04-09 | 1 | -1/+1 |
| |\ |
|
| | * | kernel: include "kernel/constids.inc" instead of "constids.inc" | Eddie Hung | 2020-04-09 | 1 | -1/+1 |
| * | | [NFCI] Deduplicate builtin FF cell types list | Marcelina Kościelnicka | 2020-04-09 | 1 | -0/+47 |
| |/ |
|
| * | kernel: big fat patch to use more ID::*, otherwise ID(*) | Eddie Hung | 2020-04-02 | 1 | -410/+410 |
| * | kernel: Use constids.inc for global/constant IdStrings | Eddie Hung | 2020-04-02 | 1 | -6/+4 |
| * | Merge pull request #1845 from YosysHQ/eddie/kernel_speedup | Eddie Hung | 2020-04-02 | 1 | -288/+244 |
| |\ |
|
| | * | kernel: pass-by-value into Design::scratchpad_set_string() too | Eddie Hung | 2020-03-27 | 1 | -2/+2 |
| | * | kernel: Cell::set{Port,Param}() to pass by value, but use std::move | Eddie Hung | 2020-03-26 | 1 | -5/+5 |
