aboutsummaryrefslogtreecommitdiffstats
path: root/tests/arch/xilinx
Commit message (Expand)AuthorAgeFilesLines
* fix argument order for macOS compatibilityN. Engelhardt2020-03-181-3/+3
* Revert "Fix tests/arch/xilinx/fsm.ys to count flops only"Eddie Hung2020-02-271-3/+9
* Cleanup testsEddie Hung2020-02-271-0/+18
* Fix tests/arch/xilinx/fsm.ys to count flops onlyEddie Hung2020-02-271-9/+3
* xilinx: Add support for LUT RAM on LUT4-based devices.Marcin Kościelnicki2020-02-071-0/+20
* xilinx: Initial support for LUT4 devices.Marcin Kościelnicki2020-02-073-1/+83
* abc9_ops: -reintegrate to use derived_type for box_portsEddie Hung2020-02-051-1/+21
* Add opt_lut_ins pass. (#1673)Marcelina Kościelnicka2020-02-031-0/+25
* Merge pull request #1573 from YosysHQ/eddie/xilinx_tristateN. Engelhardt2020-01-281-0/+5
|\
| * Add testEddie Hung2019-12-121-0/+5
* | xilinx_dsp: another typo; move xilinx specific testEddie Hung2020-01-171-0/+11
* | ice40_dsp: fix typoEddie Hung2020-01-171-0/+11
* | this one is fineMiodrag Milanovic2020-01-101-3/+3
* | Fix testsMiodrag Milanovic2020-01-103-12/+11
* | Combine tests to check multiple clock domainsEddie Hung2020-01-021-33/+10
* | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2020-01-021-0/+19
|\ \
| * | Added a test caseMiodrag Milanovic2020-01-011-0/+19
* | | Add some abc9 dff testsEddie Hung2019-12-311-0/+55
* | | Add -D DFF_MODE to abc9_map testEddie Hung2019-12-301-4/+4
* | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-12-3021-54/+189
|\| |
| * | Merge pull request #1589 from YosysHQ/iopad_defaultMiodrag Milanović2019-12-3019-60/+61
| |\ \
| | * | Fix new testsMiodrag Milanovic2019-12-283-6/+6
| | * | Merge remote-tracking branch 'origin/master' into iopad_defaultMiodrag Milanovic2019-12-284-0/+118
| | |\ \
| | * | | Make test without iopadsMiodrag Milanovic2019-12-2817-51/+51
| | * | | Revert "Fix xilinx tests, when iopads are default"Miodrag Milanovic2019-12-2816-40/+40
| | * | | Addressed review commentsMiodrag Milanovic2019-12-211-1/+0
| | * | | Fix xilinx tests, when iopads are defaultMiodrag Milanovic2019-12-2117-42/+44
| * | | | Add #1598 testcaseEddie Hung2019-12-271-0/+16
| | |/ / | |/| |
| * | | Add DSP cascade testsEddie Hung2019-12-231-0/+89
| * | | xilinx_dsp: Initial DSP48A/DSP48A1 support.Marcin Kościelnicki2019-12-223-0/+29
| |/ /
* | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-12-1911-30/+560
|\| |
| * | tests/xilinx: fix flaky mux testMarcin Kościelnicki2019-12-181-2/+4
| * | xilinx: Add xilinx_dffopt pass (#1557)Marcin Kościelnicki2019-12-183-3/+232
| * | xilinx: Improve flip-flop handling.Marcin Kościelnicki2019-12-183-11/+12
| * | Merge pull request #1574 from YosysHQ/eddie/xilinx_lutramEddie Hung2019-12-163-17/+171
| |\ \
| | * | Disable RAM16X1D testEddie Hung2019-12-131-17/+17
| | * | Remove extraneous synth_xilinx callEddie Hung2019-12-121-2/+0
| | * | Add tests for these new modelsEddie Hung2019-12-121-0/+40
| | * | Add #1460 testcaseEddie Hung2019-12-121-0/+34
| | * | Rename memory tests to lutram, add more xilinx testsEddie Hung2019-12-122-17/+99
| | |/
| * | Add another testEddie Hung2019-12-161-1/+8
| * | Accidentally commented out testsEddie Hung2019-12-161-47/+47
| * | Add unconditional match blocks for force RAMEddie Hung2019-12-161-0/+9
| * | Merge blockram testsEddie Hung2019-12-162-47/+81
| * | Fixing compiler warning/issues. Moving test script to the correct placeDiego H2019-12-161-0/+47
| * | Renaming BRAM memory tests for the sake of uniformityDiego H2019-12-131-6/+6
| * | Fixing citation in xc7_xcu_brams.txt file. Fixing RAMB36E1 test.Diego H2019-12-121-2/+2
| * | Adding a note (TODO) in the memory_params.ys check fileDiego H2019-12-121-0/+2
| * | Updating RAMB36E1 thresholds. Adding test for both RAMB18E1/RAMB36E1Diego H2019-12-121-0/+45
| |/
* | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-12-061-1/+1
|\|
generated by cgit v1.2.3 (git 2.25.1) at 2025-01-28 13:51:38 +0000