aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs
Commit message (Expand)AuthorAgeFilesLines
* Add -no-rw-check option to memory_dff + memory + synth_{ice40,ecp5,gowin}.Marcelina Kościelnicka2022-06-024-7/+64
* gatemate: Fix minor issues with `memory_libmap` (#3343)Patrick Urban2022-05-272-28/+39
* gatemate: Use `memory_libmap` pass.Marcelina Kościelnicka2022-05-183-781/+927
* machxo2: Use `memory_libmap` pass.Marcelina Kościelnicka2022-05-187-1/+578
* efinix: Use `memory_libmap` pass.Marcelina Kościelnicka2022-05-183-90/+163
* anlogic: Use `memory_libmap` pass.Marcelina Kościelnicka2022-05-189-303/+585
* ice40: Use `memory_libmap` pass.Marcelina Kościelnicka2022-05-188-458/+293
* xilinx: Use `memory_libmap` pass.Marcelina Kościelnicka2022-05-1837-2269/+4525
* gowin: Use `memory_libmap` pass.Marcelina Kościelnicka2022-05-189-266/+576
* nexus: Use `memory_libmap` pass.Marcelina Kościelnicka2022-05-1810-517/+677
* ecp5: Use `memory_libmap` pass.Marcelina Kościelnicka2022-05-189-466/+584
* Add missing parameters for ecp5Rick Luiken2022-04-252-1/+2
* gowin: Add oscillator primitivesTim Pambor2022-03-281-0/+34
* xilinx: Add RAMB4* blackboxesMarcelina Kościelnicka2022-03-212-1/+695
* gowin: add support for Double Data Rate primitivesYRabbit2022-03-141-0/+25
* intel_alm: M10K write-enable is negative-trueLofty2022-03-096-7/+28
* gowin: Remove unnecessary attributesYRabbit2022-02-241-5/+0
* gowin: Add support for true differential outputYRabbit2022-02-241-0/+11
* ecp5: Do not use specify in generate in cells_sim.v.Marcelina Kościelnicka2022-02-211-28/+15
* gowin: Add remaining block RAM blackboxes.Marcelina Kościelnicka2022-02-121-72/+527
* gowin: Fix LUT RAM inference, add more models.Marcelina Kościelnicka2022-02-092-41/+241
* ecp5: Fix DPR16X4 sim model.Marcelina Kościelnicka2022-02-091-1/+1
* nexus: Fix arith_map CO signal.Marcelina Kościelnicka2022-02-061-1/+1
* Fix the help message of synth_quicklogic.Xing GUO2022-01-311-2/+2
* Add $bmux and $demux cells.Marcelina Kościelnicka2022-01-282-24/+87
* nexus: Fix BB sim modelgatecat2022-01-191-2/+2
* Removed dbits 8 since 9 will always be pickedMiodrag Milanovic2022-01-191-2/+0
* Merge pull request #3120 from Icenowy/anlogic-bramMiodrag Milanović2022-01-196-1/+269
|\
| * anlogic: support BRAM mappingIcenowy Zheng2021-12-176-1/+269
* | intel_alm: disable 256x40 M10K modeLofty2021-12-221-9/+3
|/
* intel_alm: preliminary Arria V supportLofty2021-11-256-7/+199
* synth_gatemate Revert cascade A/B port mixupPatrick Urban2021-11-132-12/+4
* synth_gatemate: Remove iob_map invokationPatrick Urban2021-11-131-1/+0
* synth_gatemate: Add block RAM cascade supportPatrick Urban2021-11-132-112/+96
* synth_gatemate: Remove obsolete iob_mapPatrick Urban2021-11-133-61/+2
* synth_gatemate: Update passPatrick Urban2021-11-131-65/+25
* synth_gatemate: Remove specify blocksPatrick Urban2021-11-131-92/+0
* synth_gatemate: Remove gatemate_bramopt passPatrick Urban2021-11-133-148/+0
* synth_gatemate: Revise block RAM read modes and initializationPatrick Urban2021-11-133-71/+230
* synth_gatemate: Remove unsupported FF initializationPatrick Urban2021-11-131-2/+0
* synth_gatemate: Rename multiplier factor parametersPatrick Urban2021-11-131-13/+10
* synth_gatemate: Registers are uninitializedPatrick Urban2021-11-132-3/+3
* synth_gatemate: Apply review remarksPatrick Urban2021-11-135-279/+211
* synth_gatemate: Apply review remarksPatrick Urban2021-11-135-141/+86
* synth_gatemate: Initial implementationPatrick Urban2021-11-1315-0/+3716
* iopadmap: Add native support for negative-polarity output enable.Marcelina Kościelnicka2021-11-099-33/+10
* synth_gowin: move splitnets to after iopadmap (#2435)Pepijn de Vos2021-11-071-2/+3
* Remove noalu from synth_gowin json output as Apicula now supports itPepijn de Vos2021-11-071-1/+0
* gowin: widelut support (#3042)Pepijn de Vos2021-11-061-1/+0
* ecp5: Add support for mapping aldff.Marcelina Kościelnicka2021-10-272-13/+13
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-25 08:04:03 +0000