aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs
diff options
context:
space:
mode:
authorLofty <dan.ravensloft@gmail.com>2021-12-21 18:11:45 +0000
committerMarcelina Koƛcielnicka <mwk@0x04.net>2021-12-22 00:42:33 +0100
commitd015c2b48aa831bd96080d85ade14591debdd56d (patch)
tree9d6f2ecd1367dac8e44b4ae9acb3b13722cf355a /techlibs
parent229980d663cf520bbac08f367470f2ad9c9d9c5e (diff)
downloadyosys-d015c2b48aa831bd96080d85ade14591debdd56d.tar.gz
yosys-d015c2b48aa831bd96080d85ade14591debdd56d.tar.bz2
yosys-d015c2b48aa831bd96080d85ade14591debdd56d.zip
intel_alm: disable 256x40 M10K mode
This BRAM mode uses both address ports, making it effectively single-port. Since memory_bram can't presently map to single-port memories, remove it.
Diffstat (limited to 'techlibs')
-rw-r--r--techlibs/intel_alm/common/bram_m10k.txt12
1 files changed, 3 insertions, 9 deletions
diff --git a/techlibs/intel_alm/common/bram_m10k.txt b/techlibs/intel_alm/common/bram_m10k.txt
index e9355fe2c..0d9a49b7d 100644
--- a/techlibs/intel_alm/common/bram_m10k.txt
+++ b/techlibs/intel_alm/common/bram_m10k.txt
@@ -4,18 +4,12 @@ bram MISTRAL_M10K
dbits 1 @D8192x1
abits 12 @D4096x2
dbits 2 @D4096x2
- abits 11 @D2048x4 @D2048x5
- dbits 4 @D2048x4
+ abits 11 @D2048x5
dbits 5 @D2048x5
- abits 10 @D1024x8 @D1024x10
- dbits 8 @D1024x8
+ abits 10 @D1024x10
dbits 10 @D1024x10
- abits 9 @D512x16 @D512x20
- dbits 16 @D512x16
+ abits 9 @D512x20
dbits 20 @D512x20
- abits 8 @D256x32 @D256x40
- dbits 32 @D256x32
- dbits 40 @D256x40
groups 2
ports 1 1
wrmode 1 0