aboutsummaryrefslogtreecommitdiffstats
path: root/README.md
Commit message (Collapse)AuthorAgeFilesLines
...
* Fix typographical and grammatical errors and inconsistencies.whitequark2019-01-021-9/+9
| | | | | | | | | | | | The initial list of hits was generated with the codespell command below, and each hit was evaluated and fixed manually while taking context into consideration. DIRS="kernel/ frontends/ backends/ passes/ techlibs/" DIRS="${DIRS} libs/ezsat/ libs/subcircuit" codespell $DIRS -S *.o -L upto,iff,thru,synopsys,uint More hits were found by looking through comments and strings manually.
* Merge pull request #659 from rubund/sv_interfacesClifford Wolf2018-10-181-0/+3
|\ | | | | Support for SystemVerilog interfaces and modports
| * Documentation improvements etc.Ruben Undheim2018-10-131-0/+3
| | | | | | | | | | | | | | | | | | - Mention new feature in the SystemVerilog section in the README file - Commented changes much better - Rename a few signals to make it clearer - Prevent warning for unused signals in an easier way - Add myself as copyright holder to 2 files - Fix one potential memory leak (delete 'wire' if not in modport)
* | We have 2018 nowClifford Wolf2018-10-161-1/+1
|/ | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Fix Cygwin build and document needed packagesMiodrag Milanovic2018-09-191-0/+4
|
* readme: Fix formatting of a keywordKonrad Beckmann2018-08-061-1/+1
| | | | | Single quotes were used instead of backticks leading to incorrect formatting.
* Add (* gclk *) attribute supportClifford Wolf2018-06-011-1/+3
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Remove mercurial from build instructionsClifford Wolf2018-05-151-3/+3
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* update READMEJohnny Sorocil2018-05-061-0/+8
|
* Add documentation for anyconst/anyseq/allconst/allseq attributeClifford Wolf2018-04-061-0/+4
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Small fixes and improvements in $allconst/$allseq handlingClifford Wolf2018-02-261-4/+5
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Add $allconst and $allseq cell typesClifford Wolf2018-02-231-2/+7
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Adding COPYING file with license information.Tim 'mithro' Ansell2017-10-191-1/+1
| | | | | This allows GitHub and other tools to detect the license info. Providing a COPYING for LICENSE file is also pretty standard.
* delete bad backslashStephen2017-09-271-1/+1
|
* Add osx tests using brew bundleStephen Groat2017-09-271-2/+1
|
* Merge branch 'master' of https://github.com/stv0g/yosys into stv0g-masterClifford Wolf2017-02-111-3/+13
|\
| * Remove space after backslashSteffen Vogel2017-02-091-1/+1
| |
| * Applied fixes from @joshhead (thanks for your effors!)Steffen Vogel2017-02-091-1/+1
| |
| * Added notes for compilation on OS XSteffen Vogel2017-02-071-3/+13
| |
* | Add checker support to verilog front-endClifford Wolf2017-02-091-3/+9
| |
* | Add SV "rand" and "const rand" supportClifford Wolf2017-02-081-2/+5
| |
* | Further improve cover() supportClifford Wolf2017-02-041-5/+5
|/
* Keep lines under 80 charactersAleks-Daniel Jakimenko-Aleksejev2016-11-191-10/+11
| | | | | Recent README changes added some characters to existing lines, which made them longer than 80 characters. This commit fixes that.
* Markdownify README even furtherAleks-Daniel Jakimenko-Aleksejev2016-11-191-60/+60
|
* Markdownify READMEAleks-Daniel Jakimenko-Aleksejev2016-11-121-0/+444
This is the first commit in series. There are many other things that could be improved, this is just the first renderable version.