aboutsummaryrefslogtreecommitdiffstats
path: root/tests
Commit message (Expand)AuthorAgeFilesLines
* simple_abc9 tests to discard whitebox before write for simEddie Hung2020-01-232-2/+3
* Test for (* keep *)-ed abc9_box_idEddie Hung2020-01-231-0/+16
* abc_box_id -> abc9_box_id in testEddie Hung2020-01-231-1/+1
* Merge remote-tracking branch 'origin/master' into eddie/abc9_refactorEddie Hung2020-01-215-0/+24
|\
| * xilinx_dsp: another typo; move xilinx specific testEddie Hung2020-01-171-0/+0
| * ice40_dsp: fix typoEddie Hung2020-01-171-0/+11
| * Add #1644 testcaseEddie Hung2020-01-172-0/+2
| * ice40_dsp: add testEddie Hung2020-01-171-0/+11
* | write_xaiger: fix for (* keep *) on flop outputEddie Hung2020-01-211-0/+15
* | Merge remote-tracking branch 'origin/master' into eddie/abc9_refactorEddie Hung2020-01-151-0/+13
|\|
| * abc9: aAdd test to check $_NOT_s are absorbedEddie Hung2020-01-151-0/+12
* | Merge remote-tracking branch 'origin/master' into eddie/abc9_refactorEddie Hung2020-01-146-9/+29
|\|
| * Merge pull request #1633 from YosysHQ/eddie/fix_autonameEddie Hung2020-01-141-0/+19
| |\
| | * autoname: add testcase with $-prefix-ed portEddie Hung2020-01-141-0/+19
| * | Merge pull request #1632 from YosysHQ/eddie/fix1630Eddie Hung2020-01-142-0/+2
| |\ \
| | * | Add #1630 testcaseEddie Hung2020-01-132-0/+2
| | |/
| * | Merge pull request #1623 from YosysHQ/mmicko/edif_attrMiodrag Milanović2020-01-143-9/+8
| |\ \ | | |/ | |/|
| | * this one is fineMiodrag Milanovic2020-01-101-3/+3
| | * Fix testsMiodrag Milanovic2020-01-103-12/+11
* | | abc9: respect (* keep *) on cellsEddie Hung2020-01-131-0/+15
* | | write_xaiger: add support and test for (* keep *) on wiresEddie Hung2020-01-131-0/+13
|/ /
* | Merge pull request #1620 from YosysHQ/eddie/abc9_scratchpadEddie Hung2020-01-131-0/+40
|\ \
| * \ Merge remote-tracking branch 'origin/master' into eddie/abc9_scratchpadEddie Hung2020-01-111-0/+25
| |\ \
| * | | Add abc9 sanity testEddie Hung2020-01-091-0/+40
| | |/ | |/|
* | | Add #1626 testcaseEddie Hung2020-01-121-0/+217
| |/ |/|
* | Merge remote-tracking branch 'origin/master' into eddie/abc9_mfsEddie Hung2020-01-079-4/+196
|\|
| * Add testcasesEddie Hung2020-01-072-0/+17
| * tests/aiger: write Yosys outputEddie Hung2020-01-071-2/+2
| * Combine tests to check multiple clock domainsEddie Hung2020-01-021-33/+10
| * Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2020-01-0210-11/+31
| |\
| * | Add some abc9 dff testsEddie Hung2019-12-311-0/+55
| * | Add -D DFF_MODE to abc9_map testEddie Hung2019-12-301-4/+4
| * | Remove submod changesEddie Hung2019-12-301-102/+0
| * | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-12-3025-57/+247
| |\ \
| * \ \ Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-12-202-3/+35
| |\ \ \
| * \ \ \ Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-12-1921-66/+755
| |\ \ \ \
| * | | | | abc9 needs a clean afterwardsEddie Hung2019-12-161-2/+4
| * | | | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-12-123-23/+136
| |\ \ \ \ \
| * \ \ \ \ \ Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-12-066-8/+412
| |\ \ \ \ \ \
| * | | | | | | abc9_map.v to transform INIT=1 to INIT=0Eddie Hung2019-12-041-0/+91
| * | | | | | | Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dffEddie Hung2019-11-271-0/+31
| |\ \ \ \ \ \ \
| | * | | | | | | Add multiple driver testcaseEddie Hung2019-11-271-0/+31
| * | | | | | | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-11-272-0/+82
| |\ \ \ \ \ \ \ \
| * \ \ \ \ \ \ \ \ Merge remote-tracking branch 'origin/eddie/write_xaiger_improve' into xaig_dffEddie Hung2019-11-271-9/+0
| |\ \ \ \ \ \ \ \ \
| * \ \ \ \ \ \ \ \ \ Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dffEddie Hung2019-11-271-2/+23
| |\ \ \ \ \ \ \ \ \ \ | | | |_|/ / / / / / / | | |/| | | | | | | |
| | * | | | | | | | | Revert "submod to bitty rather bussy, for bussy wires used as input and output"Eddie Hung2019-11-271-2/+5
| | * | | | | | | | | Fix wire widthEddie Hung2019-11-261-2/+2
| | * | | | | | | | | Add testcase where \init is copiedEddie Hung2019-11-251-0/+18
| * | | | | | | | | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-11-255-13/+24
| |\ \ \ \ \ \ \ \ \ \
| * \ \ \ \ \ \ \ \ \ \ Merge branch 'xaig_dff' of github.com:YosysHQ/yosys into xaig_dffEddie Hung2019-11-233-11/+11
| |\ \ \ \ \ \ \ \ \ \ \