aboutsummaryrefslogtreecommitdiffstats
path: root/tests
Commit message (Expand)AuthorAgeFilesLines
* write_xaiger: add support and test for (* keep *) on wiresEddie Hung2020-01-131-0/+13
* Merge pull request #1620 from YosysHQ/eddie/abc9_scratchpadEddie Hung2020-01-131-0/+40
|\
| * Merge remote-tracking branch 'origin/master' into eddie/abc9_scratchpadEddie Hung2020-01-111-0/+25
| |\
| * | Add abc9 sanity testEddie Hung2020-01-091-0/+40
* | | Add #1626 testcaseEddie Hung2020-01-121-0/+217
| |/ |/|
* | Merge remote-tracking branch 'origin/master' into eddie/abc9_mfsEddie Hung2020-01-079-4/+196
|\|
| * Add testcasesEddie Hung2020-01-072-0/+17
| * tests/aiger: write Yosys outputEddie Hung2020-01-071-2/+2
| * Combine tests to check multiple clock domainsEddie Hung2020-01-021-33/+10
| * Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2020-01-0210-11/+31
| |\
| * | Add some abc9 dff testsEddie Hung2019-12-311-0/+55
| * | Add -D DFF_MODE to abc9_map testEddie Hung2019-12-301-4/+4
| * | Remove submod changesEddie Hung2019-12-301-102/+0
| * | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-12-3025-57/+247
| |\ \
| * \ \ Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-12-202-3/+35
| |\ \ \
| * \ \ \ Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-12-1921-66/+755
| |\ \ \ \
| * | | | | abc9 needs a clean afterwardsEddie Hung2019-12-161-2/+4
| * | | | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-12-123-23/+136
| |\ \ \ \ \
| * \ \ \ \ \ Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-12-066-8/+412
| |\ \ \ \ \ \
| * | | | | | | abc9_map.v to transform INIT=1 to INIT=0Eddie Hung2019-12-041-0/+91
| * | | | | | | Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dffEddie Hung2019-11-271-0/+31
| |\ \ \ \ \ \ \
| | * | | | | | | Add multiple driver testcaseEddie Hung2019-11-271-0/+31
| * | | | | | | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-11-272-0/+82
| |\ \ \ \ \ \ \ \
| * \ \ \ \ \ \ \ \ Merge remote-tracking branch 'origin/eddie/write_xaiger_improve' into xaig_dffEddie Hung2019-11-271-9/+0
| |\ \ \ \ \ \ \ \ \
| * \ \ \ \ \ \ \ \ \ Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dffEddie Hung2019-11-271-2/+23
| |\ \ \ \ \ \ \ \ \ \ | | | |_|/ / / / / / / | | |/| | | | | | | |
| | * | | | | | | | | Revert "submod to bitty rather bussy, for bussy wires used as input and output"Eddie Hung2019-11-271-2/+5
| | * | | | | | | | | Fix wire widthEddie Hung2019-11-261-2/+2
| | * | | | | | | | | Add testcase where \init is copiedEddie Hung2019-11-251-0/+18
| * | | | | | | | | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-11-255-13/+24
| |\ \ \ \ \ \ \ \ \ \
| * \ \ \ \ \ \ \ \ \ \ Merge branch 'xaig_dff' of github.com:YosysHQ/yosys into xaig_dffEddie Hung2019-11-233-11/+11
| |\ \ \ \ \ \ \ \ \ \ \
| | * | | | | | | | | | | Another sloppy mistake!Eddie Hung2019-11-211-1/+1
| | * | | | | | | | | | | Merge remote-tracking branch 'origin/xaig_dff' into eddie/xaig_dff_adffEddie Hung2019-11-213-4/+9
| | |\ \ \ \ \ \ \ \ \ \ \
| | * | | | | | | | | | | | async2sync -> clk2fflogicEddie Hung2019-11-211-1/+1
| * | | | | | | | | | | | | Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dffEddie Hung2019-11-221-3/+0
| |\ \ \ \ \ \ \ \ \ \ \ \ \ | | | |_|_|/ / / / / / / / / | | |/| | | | | | | | | | |
| | * | | | | | | | | | | | Remove redundant flattenEddie Hung2019-11-221-2/+0
| | * | | | | | | | | | | | Stray dumpEddie Hung2019-11-221-1/+0
| * | | | | | | | | | | | | Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dffEddie Hung2019-11-221-0/+28
| |\| | | | | | | | | | | |
| | * | | | | | | | | | | | Add another test with constant driverEddie Hung2019-11-221-0/+28
| * | | | | | | | | | | | | Add testcase for signal used as part input part outputEddie Hung2019-11-221-0/+5
| * | | | | | | | | | | | | Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dffEddie Hung2019-11-221-0/+25
| |\| | | | | | | | | | | |
| | * | | | | | | | | | | | Cleanup spacingEddie Hung2019-11-221-2/+1
| | * | | | | | | | | | | | Add testcaseEddie Hung2019-11-221-0/+26
| * | | | | | | | | | | | | Merge branch 'eddie/clkpart' into xaig_dffEddie Hung2019-11-222-1/+63
| |\| | | | | | | | | | | |
| * | | | | | | | | | | | | Missing endmoduleEddie Hung2019-11-221-0/+1
| * | | | | | | | | | | | | Merge branch 'eddie/xaig_dff_adff' into xaig_dffEddie Hung2019-11-213-3/+37
| |\ \ \ \ \ \ \ \ \ \ \ \ \ | | | |/ / / / / / / / / / / | | |/| | | | | | | | | | |
| | * | | | | | | | | | | | Add a equiv test tooEddie Hung2019-11-192-0/+23
| | * | | | | | | | | | | | Add two testsEddie Hung2019-11-191-0/+12
| * | | | | | | | | | | | | Add testEddie Hung2019-11-211-1/+6
| | |_|/ / / / / / / / / / | |/| | | | | | | | | | |
| * | | | | | | | | | | | Add multi clock testEddie Hung2019-11-201-0/+5
| |/ / / / / / / / / / /
* | | | | | | | | | | / Add testcase from #1459Eddie Hung2020-01-061-0/+25
| |_|_|_|_|_|_|_|_|_|/ |/| | | | | | | | | |
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-16 23:52:16 +0000