index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
tests
/
verilog
Commit message (
Expand
)
Author
Age
Files
Lines
*
verilog: error on macro invocations with missing argument lists
Zachary Snow
2021-02-19
2
-0
/
+22
*
Merge pull request #2578 from zachjs/genblk-port
Zachary Snow
2021-02-11
1
-0
/
+12
|
\
|
*
verlog: allow shadowing module ports within generate blocks
Zachary Snow
2021-02-07
1
-0
/
+12
*
|
Add missing is_signed to type_atom
Kamil Rakoczy
2021-02-11
1
-0
/
+19
|
/
*
Add check of begin/end labels for genblock
Kamil Rakoczy
2021-02-04
1
-0
/
+26
*
verilog: significant block scoping improvements
Zachary Snow
2021-01-31
9
-0
/
+173
*
sv: fix support wire and var data type modifiers
Zachary Snow
2021-01-20
2
-0
/
+42
*
Merge pull request #2380 from Xiretza/parallel-tests
clairexen
2020-10-01
1
-19
/
+3
|
\
|
*
tests: Centralize test collection and Makefile generation
Xiretza
2020-09-21
1
-19
/
+3
*
|
Update .gitignore
David Shah
2020-10-01
1
-0
/
+2
*
|
add tests
N. Engelhardt
2020-09-28
2
-0
/
+49
|
/
*
Merge pull request #2080 from YosysHQ/eddie/fix_test_warnings
Eddie Hung
2020-06-03
1
-1
/
+1
|
\
|
*
tests: fix some test warnings
Eddie Hung
2020-05-25
1
-1
/
+1
*
|
test: add attribute-before-stmt test from @nakengelhardt
Eddie Hung
2020-05-25
1
-0
/
+15
*
|
verilog: do not warn for attributes on null statements
Eddie Hung
2020-05-25
1
-4
/
+4
*
|
tests: add an generate-else test too
Eddie Hung
2020-05-25
1
-0
/
+34
*
|
tests: add #2037 testcase
Eddie Hung
2020-05-25
1
-0
/
+9
|
/
*
Merge pull request #2057 from YosysHQ/eddie/fix_task_attr
Eddie Hung
2020-05-21
1
-0
/
+28
|
\
|
*
tests: attributes before task enable
Eddie Hung
2020-05-14
1
-0
/
+28
*
Merge pull request #2045 from YosysHQ/eddie/fix2042
Eddie Hung
2020-05-14
4
-0
/
+93
|
\
|
*
test: add another testcase as per @nakengelhardt
Eddie Hung
2020-05-14
1
-0
/
+25
|
*
tests: update/extend task argument tests
Eddie Hung
2020-05-13
2
-2
/
+35
|
*
tests: add #2042 testcase
Eddie Hung
2020-05-11
1
-0
/
+12
|
*
Setup tests/verilog properly
Eddie Hung
2020-05-11
2
-0
/
+23
*
techlibs/common: more robustness when *_WIDTH = 0
Eddie Hung
2020-05-05
1
-1
/
+0
*
test: add failing test
Eddie Hung
2020-05-04
1
-0
/
+5