aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* machxo2: Add initial value for Q in FACADE_FF.William D. Jones2021-02-231-0/+2
* machxo2: Add FACADE_IO simulation model. More comments on models.William D. Jones2021-02-231-0/+25
* machxo2: Add FACADE_SLICE simulation model.William D. Jones2021-02-231-0/+83
* machxo2: Improve FACADE_FF simulation model.William D. Jones2021-02-231-12/+20
* machxo2: Improve LUT4 techmap. Use same output port name for LUT4 as Lattice.William D. Jones2021-02-232-4/+4
* machxo2: Add dffe test.William D. Jones2021-02-231-0/+9
* machxo2: Add dff.ys test, fix another cells_map.v typo.William D. Jones2021-02-232-1/+11
* machxo2: Fix more oversights in machxo2 models. logic.ys test passes.William D. Jones2021-02-232-2/+6
* machxo2: Add test/arch/machxo2 directory (test does not pass).William D. Jones2021-02-234-0/+15
* machxo2: Fix typos. test/arch/run-test.sh passes.William D. Jones2021-02-232-2/+2
* machxo2: Create basic techlibs and synth_machxo2 pass.William D. Jones2021-02-234-0/+320
* frontend: json: parse negative valuesKarol Gugala2021-02-231-2/+10
* assertpmux: Fix crash on unused $pmux output.Marcelina Koƛcielnicka2021-02-222-1/+19
* Merge pull request #2586 from zachjs/tern-recursewhitequark2021-02-215-19/+195
|\
| * verilog: support recursive functions using ternary expressionsZachary Snow2021-02-125-19/+195
* | Merge pull request #2591 from zachjs/verilog-preproc-unappliedwhitequark2021-02-213-1/+32
|\ \
| * | verilog: error on macro invocations with missing argument listsZachary Snow2021-02-193-1/+32
|/ /
* | Bump versionYosys Bot2021-02-181-1/+1
* | Merge pull request #2590 from RobertBaruch/fix_fast_sop_modeClaire Xen2021-02-171-1/+1
|\ \
| * | Fixes command line for abc pass in -fast -sop modeRobert Baruch2021-02-161-1/+1
|/ /
* | Bump versionYosys Bot2021-02-161-1/+1
* | Merge pull request #2574 from dh73/masterClaire Xen2021-02-151-0/+5
|\ \
| * | Accept disable case for SVA liveness properties.Diego H2021-02-041-0/+5
* | | Bump versionYosys Bot2021-02-131-1/+1
| |/ |/|
* | Merge pull request #2585 from YosysHQ/dave/nexus-dotproductgatecat2021-02-121-0/+115
|\ \
| * | nexus: Add MULTADDSUB9X9WIDE sim modelDavid Shah2020-12-081-0/+115
* | | Ganulate Verific supportMiodrag Milanovic2021-02-121-8/+16
* | | Bump versionYosys Bot2021-02-121-1/+1
* | | Merge pull request #2573 from zachjs/repeat-callwhitequark2021-02-114-72/+176
|\ \ \
| * | | verilog: refactored constant function evaluationZachary Snow2021-02-044-72/+176
| | |/ | |/|
* | | Merge pull request #2578 from zachjs/genblk-portZachary Snow2021-02-113-4/+29
|\ \ \
| * | | verlog: allow shadowing module ports within generate blocksZachary Snow2021-02-073-4/+29
* | | | Merge pull request #2584 from antmicro/atom_type_signednessZachary Snow2021-02-112-4/+23
|\ \ \ \ | |/ / / |/| | |
| * | | Add missing is_signed to type_atomKamil Rakoczy2021-02-112-4/+23
|/ / /
* | | Bump versionYosys Bot2021-02-071-1/+1
* | | Merge pull request #2576 from zachjs/port-bind-sign-uniopwhitequark2021-02-063-8/+33
|\ \ \
| * | | genrtlil: fix signed port connection codegen failuresZachary Snow2021-02-053-8/+33
* | | | Bump versionYosys Bot2021-02-061-1/+1
|/ / /
* | | Merge pull request #2572 from antmicro/check-labelswhitequark2021-02-052-0/+28
|\ \ \
| * | | Add check of begin/end labels for genblockKamil Rakoczy2021-02-042-0/+28
| |/ /
* / / Bump versionYosys Bot2021-02-051-1/+1
|/ /
* | Merge pull request #2529 from zachjs/unnamed-genblkwhitequark2021-02-0433-258/+779
|\ \
| * | verilog: significant block scoping improvementsZachary Snow2021-01-3133-258/+779
* | | Bump versionYosys Bot2021-02-041-1/+1
* | | Merge pull request #2436 from dalance/fix_generatewhitequark2021-02-032-7/+4
|\ \ \
| * | | Fix begin/end in generatedalance2020-11-112-7/+4
* | | | Bump versionYosys Bot2021-01-311-1/+1
* | | | Require latest Verific buildMiodrag Milanovic2021-01-301-1/+1
* | | | Bump versionYosys Bot2021-01-301-1/+1
* | | | ast: fix dump_vlog display of casex/casezMarcelina Koƛcielnicka2021-01-291-2/+2