Commit message (Collapse) | Author | Age | Files | Lines | ||
---|---|---|---|---|---|---|
... | ||||||
* | | | | Update README.md | Clifford Wolf | 2019-10-05 | 1 | -1/+1 | |
| | | | | ||||||
* | | | | Merge pull request #1436 from YosysHQ/mmicko/msvc_fix | Miodrag Milanović | 2019-10-05 | 1 | -0/+1 | |
|\ \ \ \ | |/ / / |/| | | | Fixes for MSVC build | |||||
| * | | | Fixes for MSVC build | Miodrag Milanovic | 2019-10-04 | 1 | -0/+1 | |
| |/ / | ||||||
* | | | Add temporary `abc9 -nomfs` and use for `synth_xilinx -abc9` | Eddie Hung | 2019-10-04 | 1 | -3/+13 | |
| | | | ||||||
* | | | Fix xilinx_dsp for unsigned extensions | Eddie Hung | 2019-10-04 | 1 | -1/+3 | |
|/ / | ||||||
* | | Merge pull request #1422 from YosysHQ/eddie/aigmap_select | Clifford Wolf | 2019-10-03 | 1 | -6/+40 | |
|\ \ | | | | | | | Add -select option to aigmap | |||||
| * | | Add -select option to aigmap | Eddie Hung | 2019-09-30 | 1 | -6/+40 | |
| |/ | ||||||
* | | Merge pull request #1429 from YosysHQ/clifford/checkmapped | Clifford Wolf | 2019-10-03 | 1 | -27/+55 | |
|\ \ | | | | | | | Add "check -mapped" | |||||
| * | | Add "check -allow-tbuf" | Clifford Wolf | 2019-10-03 | 1 | -8/+22 | |
| | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
| * | | Add "check -mapped" | Clifford Wolf | 2019-10-02 | 1 | -21/+35 | |
| |/ | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
* | | Also rename cells with _TECHMAP_REPLACE_. prefix, as per @cliffordwolf | Eddie Hung | 2019-10-02 | 1 | -4/+8 | |
| | | ||||||
* | | techmap wires named _TECHMAP_REPLACE_.<identifier> to create alias | Eddie Hung | 2019-09-30 | 1 | -0/+10 | |
|/ | ||||||
* | Update doc for equiv_opt | Eddie Hung | 2019-09-30 | 1 | -2/+3 | |
| | ||||||
* | Merge pull request #1416 from YosysHQ/mmicko/frontend_binary_in | Miodrag Milanović | 2019-09-30 | 1 | -1/+1 | |
|\ | | | | | Open aig frontend as binary file | |||||
| * | Open aig frontend as binary file | Miodrag Milanovic | 2019-09-29 | 1 | -1/+1 | |
| | | ||||||
* | | Merge pull request #1412 from YosysHQ/eddie/equiv_opt_async2sync | Clifford Wolf | 2019-09-30 | 1 | -0/+2 | |
|\ \ | | | | | | | equiv_opt to call async2sync when not -multiclock like SymbiYosys | |||||
| * | | equiv_opt to call async2sync when not -multiclock like SymbiYosys | Eddie Hung | 2019-09-27 | 1 | -0/+2 | |
| |/ | ||||||
* | | Fix $dlatch handling in async2sync | Clifford Wolf | 2019-09-30 | 1 | -0/+1 | |
| | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
* | | Merge pull request #1359 from YosysHQ/xc7dsp | Eddie Hung | 2019-09-29 | 12 | -229/+2498 | |
|\ \ | |/ |/| | DSP inference for Xilinx (improved for ice40, initial support for ecp5) | |||||
| * | Ooops AREG and BREG to default to -1 | Eddie Hung | 2019-09-27 | 1 | -2/+2 | |
| | | ||||||
| * | Update doc with max cascade chain of 20 | Eddie Hung | 2019-09-26 | 1 | -2/+4 | |
| | | ||||||
| * | Do not always zero out C (e.g. during cascade breaks) | Eddie Hung | 2019-09-26 | 2 | -7/+3 | |
| | | ||||||
| * | Update doc | Eddie Hung | 2019-09-26 | 1 | -1/+2 | |
| | | ||||||
| * | Zero out ports | Eddie Hung | 2019-09-26 | 1 | -2/+2 | |
| | | ||||||
| * | xilinx_dsp_cascade to also cascade AREG and BREG | Eddie Hung | 2019-09-26 | 2 | -454/+172 | |
| | | ||||||
| * | Try recursive pmgen for P cascade | Eddie Hung | 2019-09-26 | 1 | -88/+118 | |
| | | ||||||
| * | CREG to check for \keep | Eddie Hung | 2019-09-26 | 1 | -0/+3 | |
| | | ||||||
| * | Remove newline | Eddie Hung | 2019-09-26 | 1 | -1/+0 | |
| | | ||||||
| * | Do not die if DSP48E1.P has no users (would otherwise get 'clean'-ed) | Eddie Hung | 2019-09-25 | 1 | -1/+5 | |
| | | ||||||
| * | Reject if (* init *) present | Eddie Hung | 2019-09-25 | 2 | -0/+6 | |
| | | ||||||
| * | Rework xilinx_dsp postAdd for new wreduce call | Eddie Hung | 2019-09-25 | 1 | -3/+3 | |
| | | ||||||
| * | Fix memory issue since SigSpec& could be invalidated | Eddie Hung | 2019-09-25 | 1 | -6/+10 | |
| | | ||||||
| * | unextend only used in init | Eddie Hung | 2019-09-25 | 1 | -2/+1 | |
| | | ||||||
| * | Call 'wreduce' after mul2dsp to avoid unextend() | Eddie Hung | 2019-09-25 | 1 | -5/+4 | |
| | | ||||||
| * | "abc_padding" attr for blackbox outputs that were padded, remove them later | Eddie Hung | 2019-09-23 | 1 | -3/+16 | |
| | | ||||||
| * | Set [AB]CASCREG to legal values | Eddie Hung | 2019-09-23 | 1 | -6/+10 | |
| | | ||||||
| * | Comment to explain separating CREG packing | Eddie Hung | 2019-09-23 | 1 | -0/+8 | |
| | | ||||||
| * | Separate out CREG packing into new pattern, to avoid conflict with PREG | Eddie Hung | 2019-09-23 | 4 | -46/+273 | |
| | | ||||||
| * | Move log_debug("\n") later | Eddie Hung | 2019-09-23 | 1 | -1/+1 | |
| | | ||||||
| * | Move unextend initialisation later | Eddie Hung | 2019-09-23 | 1 | -12/+9 | |
| | | ||||||
| * | Use new port() overload once more | Eddie Hung | 2019-09-23 | 1 | -2/+2 | |
| | | ||||||
| * | Merge remote-tracking branch 'origin/master' into xc7dsp | Eddie Hung | 2019-09-23 | 1 | -1/+7 | |
| |\ | ||||||
| * | | Use new port/param overload in pmg | Eddie Hung | 2019-09-20 | 4 | -22/+22 | |
| | | | ||||||
| * | | Output pattern matcher items as log_debug() | Eddie Hung | 2019-09-20 | 2 | -31/+27 | |
| | | | ||||||
| * | | OPMODE is port not param | Eddie Hung | 2019-09-20 | 1 | -7/+6 | |
| | | | ||||||
| * | | Merge remote-tracking branch 'origin/master' into xc7dsp | Eddie Hung | 2019-09-20 | 1 | -0/+18 | |
| |\ \ | ||||||
| * | | | Do not run xilinx_dsp_cascadeAB for now | Eddie Hung | 2019-09-20 | 1 | -1/+2 | |
| | | | | ||||||
| * | | | WIP for xiinx_dsp_cascadeAB | Eddie Hung | 2019-09-20 | 1 | -3/+499 | |
| | | | | ||||||
| * | | | Run until convergence | Eddie Hung | 2019-09-20 | 1 | -3/+9 | |
| | | | | ||||||
| * | | | Cleanup ice40_dsp.pmg | Eddie Hung | 2019-09-20 | 1 | -12/+6 | |
| | | | |