| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Add Const::{begin,end,empty}() | Eddie Hung | 2019-10-04 | 1 | -0/+3 |
| | | |||||
| * | Add YOSYS_NO_IDS_REFCNT configuration macro | Clifford Wolf | 2019-08-11 | 1 | -1/+22 |
| | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| * | Use ID() in kernel/*, add simple ID:: hack (to be improved upon later) | Clifford Wolf | 2019-08-11 | 1 | -3/+11 |
| | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| * | More improvements and cleanups in IdString subsystem | Clifford Wolf | 2019-08-11 | 1 | -36/+52 |
| | | | | | | | | | | - better use of "inline" keyword - deprecate "sticky" IDs feature - improve handling of empty ID - add move constructor Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| * | RTLIL::S{0,1} -> State::S{0,1} for headers | Eddie Hung | 2019-08-07 | 1 | -1/+1 |
| | | |||||
| * | Merge remote-tracking branch 'origin/master' into eddie/cleanup | Eddie Hung | 2019-08-07 | 1 | -0/+2 |
| |\ | |||||
| | * | Add SigSpec::extract_end() convenience function | Eddie Hung | 2019-08-06 | 1 | -0/+1 |
| | | | |||||
| | * | Merge remote-tracking branch 'origin/master' into eddie/wreduce_add | Eddie Hung | 2019-08-06 | 1 | -3/+21 |
| | |\ | |||||
| | * | | Add an SigSpec::at(offset, defval) convenience method | Eddie Hung | 2019-07-19 | 1 | -0/+1 |
| | | | | |||||
| * | | | Fix typos | Eddie Hung | 2019-08-06 | 1 | -2/+2 |
| | | | | |||||
| * | | | Use IdString::begins_with() | Eddie Hung | 2019-08-06 | 1 | -3/+7 |
| | |/ |/| | |||||
| * | | Add $_NMUX_, add "abc -g cmos", add proper cmos cell costs | Clifford Wolf | 2019-08-06 | 1 | -0/+2 |
| | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| * | | replaced std::iterator with using statements | Jakob Wenzel | 2019-07-25 | 1 | -6/+6 |
| | | | |||||
| * | | made ObjectIterator extend std::iterator | Jakob Wenzel | 2019-07-24 | 1 | -2/+18 |
| |/ | | | | this makes it possible to use std algorithms on them | ||||
| * | Allow attributes on individual switch cases in RTLIL. | whitequark | 2019-07-08 | 1 | -1/+1 |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | The parser changes are slightly awkward. Consider the following IL: process $0 <point 1> switch \foo <point 2> case 1'1 assign \bar \baz <point 3> ... case end end Before this commit, attributes are valid in <point 1>, and <point 3> iff it is immediately followed by a `switch`. (They are essentially attached to the switch.) But, after this commit, and because switch cases do not have an ending delimiter, <point 3> becomes ambiguous: the attribute could attach to either the following `case`, or to the following `switch`. This isn't expressible in LALR(1) and results in a reduce/reduce conflict. To address this, attributes inside processes are now valid anywhere inside the process: in <point 1> and <point 3> a part of case body, and in <point 2> as a separate rule. As a consequence, attributes can now precede `assign`s, which is made illegal in the same way it is illegal to attach attributes to `connect`. Attributes are tracked separately from the parser state, so this does not affect collection of attributes at all, other than allowing them on `case`s. The grammar change serves purely to allow attributes in more syntactic places. | ||||
| * | Undo iterator based Module::remove() for cells, as containers will not | Eddie Hung | 2019-06-27 | 1 | -1/+0 |
| | | | | | invalidate | ||||
| * | Fix leak removing cells during ABC integration; also preserve attr | Eddie Hung | 2019-06-17 | 1 | -0/+1 |
| | | |||||
| * | Further cleanup based on @daveshah1 | Eddie Hung | 2019-06-14 | 1 | -0/+6 |
| | | |||||
| * | Merge remote-tracking branch 'origin/master' into xaig | Eddie Hung | 2019-06-12 | 1 | -1/+65 |
| |\ | |||||
| | * | Refactor hierarchy wand/wor handling | Clifford Wolf | 2019-05-28 | 1 | -0/+1 |
| | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| | * | Add rewrite_sigspecs2, Improve remove() wires | Clifford Wolf | 2019-05-15 | 1 | -0/+60 |
| | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| | * | Merge pull request #991 from kristofferkoch/gcc9-warnings | Clifford Wolf | 2019-05-08 | 1 | -0/+3 |
| | |\ | | | | | | | Fix all warnings that occurred when compiling with gcc9 | ||||
| | | * | Fix all warnings that occurred when compiling with gcc9 | Kristoffer Ellersgaard Koch | 2019-05-08 | 1 | -0/+3 |
| | | | | |||||
| | * | | Improve write_verilog specify support | Clifford Wolf | 2019-05-04 | 1 | -1/+1 |
| | |/ | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| * | | Merge remote-tracking branch 'origin/master' into xaig | Eddie Hung | 2019-04-22 | 1 | -1/+26 |
| |\| | |||||
| | * | Merge pull request #905 from christian-krieg/feature/python_bindings | Clifford Wolf | 2019-04-22 | 1 | -1/+26 |
| | |\ | | | | | | | Feature/python bindings | ||||
| | | * | Merge remote-tracking branch 'origin/master' into feature/python_bindings | Benedikt Tutzer | 2019-03-28 | 1 | -6/+74 |
| | | |\ | |||||
| | | * | | Deleted duplicate Destructor | Benedikt Tutzer | 2018-08-21 | 1 | -1/+0 |
| | | | | | |||||
| | | * | | added some checks if python is enabled to make sure everything compiles if ↵ | Benedikt Tutzer | 2018-08-20 | 1 | -0/+1 |
| | | | | | | | | | | | | | | | | | python is disabled in the makefile | ||||
| | | * | | Added Wrappers for: | Benedikt Tutzer | 2018-08-13 | 1 | -3/+11 |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | -IdString -Const -CaseRule -SwitchRule -SyncRule -Process -SigChunk -SigBit -SigSpec With all their member functions as well as the remaining member functions for Cell, Wire, Module and Design and static functions of rtlil.h | ||||
| | | * | | added destructors for wires and cells | Benedikt Tutzer | 2018-07-10 | 1 | -1/+2 |
| | | | | | |||||
| | | * | | multiple designs can now exist independent from each other. ↵ | Benedikt Tutzer | 2018-07-09 | 1 | -0/+16 |
| | | | | | | | | | | | | | | | | | Cells/Wires/Modules can now move to a different parent without referencing issues | ||||
| * | | | | Merge remote-tracking branch 'origin/master' into xaig | Eddie Hung | 2019-04-20 | 1 | -1/+1 |
| |\| | | | |||||
| | * | | | Add "wbflip" command | Clifford Wolf | 2019-04-20 | 1 | -1/+1 |
| | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| | * | | | Ignore 'whitebox' attr in flatten with "-wb" option | Eddie Hung | 2019-04-18 | 1 | -2/+2 |
| | | | | | |||||
| * | | | | Ignore 'whitebox' attr in flatten with "-wb" option | Eddie Hung | 2019-04-18 | 1 | -2/+2 |
| | | | | | |||||
| * | | | | Merge remote-tracking branch 'origin/clifford/whitebox' into xaig | Eddie Hung | 2019-04-18 | 1 | -0/+4 |
| |\| | | | |||||
| | * | | | Add "whitebox" attribute, add "read_verilog -wb" | Clifford Wolf | 2019-04-18 | 1 | -0/+4 |
| | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| * | | | | Merge branch 'master' into xaig | Eddie Hung | 2019-04-08 | 1 | -5/+68 |
| |\| | | | |||||
| | * | | | Add "read_ilang -lib" | Clifford Wolf | 2019-04-05 | 1 | -0/+1 |
| | | |/ | |/| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| | * | | Add RTLIL::Const::ext[su](), fix RTLIL::SigSpec::extend_u0 for 0-size signals | Clifford Wolf | 2019-03-23 | 1 | -0/+8 |
| | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| | * | | Improve determinism of IdString DB for similar scripts | Clifford Wolf | 2019-03-11 | 1 | -5/+59 |
| | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| * | | | Add IdString::ends_with() | Eddie Hung | 2019-02-26 | 1 | -0/+6 |
| |/ / | |||||
| * | | proc_clean: remove any empty cases if all cases use all-def compare. | whitequark | 2018-12-23 | 1 | -0/+4 |
| | | | |||||
| * | | Support for 'modports' for System Verilog interfaces | Ruben Undheim | 2018-10-12 | 1 | -1/+1 |
| | | | |||||
| * | | Synthesis support for SystemVerilog interfaces | Ruben Undheim | 2018-10-12 | 1 | -0/+2 |
| | | | | | | | | | This time doing the changes mostly in AST before RTLIL generation | ||||
| * | | Consistent use of 'override' for virtual methods in derived classes. | Henner Zeller | 2018-07-20 | 1 | -1/+1 |
| |/ | | | | | | | | | o Not all derived methods were marked 'override', but it is a great feature of C++11 that we should make use of. o While at it: touched header files got a -*- c++ -*- for emacs to provide support for that language. o use YS_OVERRIDE for all override keywords (though we should probably use the plain keyword going forward now that C++11 is established) | ||||
| * | Add $allconst and $allseq cell types | Clifford Wolf | 2018-02-23 | 1 | -0/+2 |
| | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| * | Bugfix in hierarchy handling of blackbox module ports | Clifford Wolf | 2018-01-05 | 1 | -1/+1 |
| | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| * | Add RTLIL::Const::is_fully_ones() | Clifford Wolf | 2017-12-14 | 1 | -0/+1 |
| | | |||||
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |