diff options
author | Benedikt Tutzer <e1225461@student.tuwien.ac.at> | 2018-07-09 15:48:06 +0200 |
---|---|---|
committer | Benedikt Tutzer <e1225461@student.tuwien.ac.at> | 2018-07-09 15:48:06 +0200 |
commit | 8ebaeecd83b22db5c196356844f01ce69d0b4bea (patch) | |
tree | 3cb3988ab1e6597ed12f836e93cad8301770ecdf /kernel/rtlil.h | |
parent | 7911379d4a3806af8141e5737e217a2b05368d6c (diff) | |
download | yosys-8ebaeecd83b22db5c196356844f01ce69d0b4bea.tar.gz yosys-8ebaeecd83b22db5c196356844f01ce69d0b4bea.tar.bz2 yosys-8ebaeecd83b22db5c196356844f01ce69d0b4bea.zip |
multiple designs can now exist independent from each other. Cells/Wires/Modules can now move to a different parent without referencing issues
Diffstat (limited to 'kernel/rtlil.h')
-rw-r--r-- | kernel/rtlil.h | 16 |
1 files changed, 16 insertions, 0 deletions
diff --git a/kernel/rtlil.h b/kernel/rtlil.h index 54d0b8c22..232a8c13a 100644 --- a/kernel/rtlil.h +++ b/kernel/rtlil.h @@ -874,6 +874,10 @@ struct RTLIL::Design } } +#ifdef WITH_PYTHON + static std::map<unsigned int, RTLIL::Design*> *get_all_designs(void); +#endif + std::vector<RTLIL::Module*> selected_modules() const; std::vector<RTLIL::Module*> selected_whole_modules() const; std::vector<RTLIL::Module*> selected_whole_modules_warn() const; @@ -1130,6 +1134,10 @@ public: RTLIL::SigSpec Allconst (RTLIL::IdString name, int width = 1, const std::string &src = ""); RTLIL::SigSpec Allseq (RTLIL::IdString name, int width = 1, const std::string &src = ""); RTLIL::SigSpec Initstate (RTLIL::IdString name, const std::string &src = ""); + +#ifdef WITH_PYTHON + static std::map<unsigned int, RTLIL::Module*> *get_all_modules(void); +#endif }; struct RTLIL::Wire : public RTLIL::AttrObject @@ -1152,6 +1160,10 @@ public: RTLIL::IdString name; int width, start_offset, port_id; bool port_input, port_output, upto; + +#ifdef WITH_PYTHON + static std::map<unsigned int, RTLIL::Wire*> *get_all_wires(void); +#endif }; struct RTLIL::Memory : public RTLIL::AttrObject @@ -1214,6 +1226,10 @@ public: } template<typename T> void rewrite_sigspecs(T &functor); + +#ifdef WITH_PYTHON + static std::map<unsigned int, RTLIL::Cell*> *get_all_cells(void); +#endif }; struct RTLIL::CaseRule |