Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Disable RAM16X1D test | Eddie Hung | 2019-12-13 | 1 | -17/+17 |
* | Remove extraneous synth_xilinx call | Eddie Hung | 2019-12-12 | 1 | -2/+0 |
* | Add tests for these new models | Eddie Hung | 2019-12-12 | 1 | -0/+40 |
* | Add #1460 testcase | Eddie Hung | 2019-12-12 | 1 | -0/+34 |
* | Rename memory tests to lutram, add more xilinx tests | Eddie Hung | 2019-12-12 | 9 | -53/+156 |
* | Merge pull request #1545 from YosysHQ/eddie/ice40_wrapcarry_attr | Eddie Hung | 2019-12-09 | 3 | -23/+136 |
|\ | |||||
| * | unmap $__ICE40_CARRY_WRAPPER in test | Eddie Hung | 2019-12-09 | 1 | -1/+21 |
| * | ice40_wrapcarry to really preserve attributes via -unwrap option | Eddie Hung | 2019-12-09 | 1 | -3/+5 |
| * | Drop keep=0 attributes on SB_CARRY | Eddie Hung | 2019-12-06 | 1 | -2/+2 |
| * | Add WIP test for unwrapping $__ICE40_CARRY_WRAPPER | Eddie Hung | 2019-12-05 | 1 | -0/+30 |
| * | Check SB_CARRY name also preserved | Eddie Hung | 2019-12-03 | 1 | -0/+1 |
| * | Add testcase | Eddie Hung | 2019-12-03 | 1 | -0/+60 |
* | | tests: arch: xilinx: Change order of arguments in macc.sh | Jan Kowalewski | 2019-12-06 | 1 | -1/+1 |
* | | iopadmap: Refactor and fix tristate buffer mapping. (#1527) | Marcin Kościelnicki | 2019-12-04 | 1 | -0/+99 |
|/ | |||||
* | Merge pull request #1524 from pepijndevos/gowindffinit | Clifford Wolf | 2019-12-03 | 3 | -2/+301 |
|\ | |||||
| * | update test | Pepijn de Vos | 2019-12-03 | 1 | -2/+3 |
| * | Use -match-init to not synth contradicting init values | Pepijn de Vos | 2019-12-03 | 1 | -10/+12 |
| * | attempt to fix formatting | Pepijn de Vos | 2019-11-25 | 1 | -138/+138 |
| * | gowin: add and test dff init values | Pepijn de Vos | 2019-11-25 | 2 | -0/+296 |
* | | abc9: Fix breaking of SCCs | David Shah | 2019-12-01 | 1 | -0/+6 |
* | | Merge pull request #1536 from YosysHQ/eddie/xilinx_dsp_muladd | Eddie Hung | 2019-11-27 | 1 | -0/+69 |
|\ \ | |||||
| * | | No need for -abc9 | Eddie Hung | 2019-11-26 | 1 | -1/+1 |
| * | | Add citation | Eddie Hung | 2019-11-26 | 1 | -0/+1 |
| * | | Add testcase derived from fastfir_dynamictaps benchmark | Eddie Hung | 2019-11-26 | 1 | -0/+68 |
* | | | Merge pull request #1534 from YosysHQ/mwk/opt_share-fix | Clifford Wolf | 2019-11-27 | 1 | -0/+13 |
|\ \ \ | |||||
| * | | | opt_share: Fix handling of fine cells. | Marcin Kościelnicki | 2019-11-27 | 1 | -0/+13 |
| |/ / | |||||
* / / | Remove notes | Eddie Hung | 2019-11-26 | 1 | -9/+0 |
|/ / | |||||
* | | clkbufmap: Add support for inverters in clock path. | Marcin Kościelnicki | 2019-11-25 | 1 | -5/+16 |
* | | xilinx: Use INV instead of LUT1 when applicable | Marcin Kościelnicki | 2019-11-25 | 4 | -8/+8 |
|/ | |||||
* | Merge pull request #1511 from YosysHQ/dave/always | Clifford Wolf | 2019-11-22 | 1 | -0/+63 |
|\ | |||||
| * | sv: Add tests for SV always types | David Shah | 2019-11-21 | 1 | -0/+63 |
* | | gowin: Remove show command from tests. | Marcin Kościelnicki | 2019-11-22 | 1 | -1/+0 |
|/ | |||||
* | Merge pull request #1449 from pepijndevos/gowin | Clifford Wolf | 2019-11-19 | 12 | -0/+248 |
|\ | |||||
| * | Merge branch 'master' of https://github.com/YosysHQ/yosys into gowin | Pepijn de Vos | 2019-11-16 | 5 | -17/+34 |
| |\ | |||||
| * | | fix fsm test with proper clock enable polarity | Pepijn de Vos | 2019-11-11 | 1 | -0/+11 |
| * | | fix wide luts | Pepijn de Vos | 2019-11-06 | 1 | -7/+10 |
| * | | don't cound exact luts in big muxes; futile and fragile | Pepijn de Vos | 2019-10-30 | 1 | -3/+0 |
| * | | add tristate buffer and test | Pepijn de Vos | 2019-10-28 | 1 | -0/+13 |
| * | | do not use wide luts in testcase | Pepijn de Vos | 2019-10-28 | 1 | -3/+3 |
| * | | ALU sim tweaks | Pepijn de Vos | 2019-10-24 | 1 | -2/+2 |
| * | | Add some tests | Pepijn de Vos | 2019-10-21 | 10 | -0/+224 |
* | | | Fix #1462, #1480. | Marcin Kościelnicki | 2019-11-19 | 2 | -0/+29 |
* | | | Fix #1496. | Marcin Kościelnicki | 2019-11-18 | 1 | -0/+13 |
| |/ |/| | |||||
* | | Fixed tests | Miodrag Milanovic | 2019-11-11 | 5 | -17/+34 |
|/ | |||||
* | fixed error | Miodrag Milanovic | 2019-10-18 | 1 | -1/+1 |
* | Unify verilog style | Miodrag Milanovic | 2019-10-18 | 11 | -191/+157 |
* | Common memory test now shared | Miodrag Milanovic | 2019-10-18 | 10 | -89/+5 |
* | Remove not needed tests | Miodrag Milanovic | 2019-10-18 | 4 | -52/+0 |
* | Share common tests | Miodrag Milanovic | 2019-10-18 | 103 | -1316/+178 |
* | fix yosys path | Miodrag Milanovic | 2019-10-18 | 1 | -2/+2 |