aboutsummaryrefslogtreecommitdiffstats
path: root/tests
Commit message (Expand)AuthorAgeFilesLines
* Merge pull request #2045 from YosysHQ/eddie/fix2042Eddie Hung2020-05-144-0/+93
|\
| * test: add another testcase as per @nakengelhardtEddie Hung2020-05-141-0/+25
| * tests: update/extend task argument testsEddie Hung2020-05-132-2/+35
| * tests: add #2042 testcaseEddie Hung2020-05-111-0/+12
| * Setup tests/verilog properlyEddie Hung2020-05-112-0/+23
* | Merge pull request #2050 from YosysHQ/eddie/opt_clean_fixesClaire Wolf2020-05-141-0/+13
|\ \
| * | opt_clean: improve warning messageEddie Hung2020-05-141-1/+1
| * | opt_clean: add init testEddie Hung2020-05-141-0/+13
| |/
* | Merge pull request #2027 from YosysHQ/eddie/verilog_neg_uptoClaire Wolf2020-05-141-0/+4
|\ \ | |/ |/|
| * techlibs/common: more robustness when *_WIDTH = 0Eddie Hung2020-05-051-1/+0
| * test: add failing testEddie Hung2020-05-041-0/+5
* | intel_alm: direct LUTRAM cell instantiationDan Ravensloft2020-05-071-0/+20
* | Merge pull request #2005 from YosysHQ/claire/fix1990Claire Wolf2020-05-071-0/+46
|\ \
| * | Bugfix in partsel.v signed indices test casesClaire Wolf2020-05-021-2/+2
| * | Add tests based on the test case from #1990Claire Wolf2020-05-021-0/+46
* | | Merge pull request #2028 from zachjs/masterEddie Hung2020-05-062-0/+17
|\ \ \
| * | | verilog: allow null gen-if then blockZachary Snow2020-05-062-0/+17
| | |/ | |/|
* | | Merge pull request #2024 from YosysHQ/eddie/primitive_srcEddie Hung2020-05-051-0/+16
|\ \ \
| * | | tests: add tests for primitives' srcEddie Hung2020-05-041-0/+16
| |/ /
* / / verilog: fix specify src attributeEddie Hung2020-05-041-0/+6
|/ /
* | Merge pull request #2014 from YosysHQ/claire/fixoptaluClaire Wolf2020-05-031-0/+12
|\ \
| * | test: add test for #2014Eddie Hung2020-05-021-0/+12
| |/
* / tests: aiger test for wire->start_offset != 0Eddie Hung2020-05-022-0/+41
|/
* Add testcase for #2010Eddie Hung2020-05-011-0/+10
* intel_alm: work around a Quartus ICEDan Ravensloft2020-04-231-0/+12
* tests: read +/xilinx/cell_sim.v before xilinx_dsp testEddie Hung2020-04-221-0/+1
* test: ice40_dsp test to read +/ice40/cells_sim.v for default paramsEddie Hung2020-04-221-0/+1
* xilinx: xilinx_dffopt to read cells_sim.v; fix testEddie Hung2020-04-221-13/+22
* Merge pull request #1949 from YosysHQ/eddie/select_blackboxEddie Hung2020-04-221-0/+28
|\
| * tests: update select black/white-box testsEddie Hung2020-04-221-0/+7
| * select: add test for not selecting inside black/white boxesEddie Hung2020-04-161-0/+21
* | Merge pull request #1973 from YosysHQ/eddie/fix1966Eddie Hung2020-04-221-1/+3
|\ \
| * | tests: use `yosys-config --datdir` instead of hard-codedEddie Hung2020-04-221-1/+3
* | | Merge pull request #1950 from YosysHQ/eddie/design_importEddie Hung2020-04-222-5/+22
|\ \ \
| * | | design: add testEddie Hung2020-04-162-5/+22
| | |/ | |/|
* | | Merge pull request #1976 from YosysHQ/dave/fix-sim-constClaire Wolf2020-04-221-0/+13
|\ \ \
| * | | sim: Fix handling of constant-connected cell inputs at startupDavid Shah2020-04-211-0/+13
| | |/ | |/|
* | | hierarchy: Convert positional parameters to named.Marcelina Kościelnicka2020-04-211-0/+23
* | | Merge pull request #1851 from YosysHQ/claire/bitselwriteClaire Wolf2020-04-2113-0/+1224
|\ \ \
| * | | Remove '-ignore_unknown_cells' option from 'sat'Eddie Hung2020-04-201-6/+6
| * | | Simplify test case scriptEddie Hung2020-04-201-30/+17
| * | | Remove ununsed filesEddie Hung2020-04-205-83/+0
| * | | Modifications of tests as per Eddie's requestdiego2020-04-2015-78/+1237
| * | | Wrong fixed valuediego2020-04-171-1/+1
| * | | Adding tests for dynamic part select optimisationdiego2020-04-167-0/+161
* | | | tests: remove write_ilangEddie Hung2020-04-202-3/+0
* | | | abc9: add testcase reduced from #1970Eddie Hung2020-04-201-0/+19
| |/ / |/| |
* | | tests: add select -unset testsEddie Hung2020-04-162-0/+20
| |/ |/|
* | tests: add design -delete testsEddie Hung2020-04-162-0/+18
* | Merge pull request #1943 from YosysHQ/dave/fix-1919David Shah2020-04-161-0/+18
|\ \
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-28 22:09:24 +0000