index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
tests
/
arch
Commit message (
Expand
)
Author
Age
Files
Lines
*
opt_expr: Remove -clkinv option, make it the default.
Marcelina Kościelnicka
2020-07-31
1
-2
/
+1
*
synth_ice40: Use opt_dff.
Marcelina Kościelnicka
2020-07-30
1
-1
/
+1
*
synth_xilinx: Use opt_dff.
Marcelina Kościelnicka
2020-07-30
1
-9
/
+7
*
intel_alm: direct M10K instantiation
Dan Ravensloft
2020-07-27
1
-0
/
+6
*
intel_alm: increase abc9 -W
Dan Ravensloft
2020-07-26
1
-6
/
+6
*
satgen: Add support for dffe, sdff, sdffe, sdffce cells.
Marcelina Kościelnicka
2020-07-24
1
-2
/
+0
*
intel_alm: add additional ABC9 timings
Dan Ravensloft
2020-07-23
1
-6
/
+4
*
Merge pull request #2238 from YosysHQ/mwk/dfflegalize-anlogic
Miodrag Milanović
2020-07-16
1
-12
/
+14
|
\
|
*
anlogic: Use dfflegalize.
Marcelina Kościelnicka
2020-07-14
1
-12
/
+14
*
|
Revert "intel_alm: direct M10K instantiation"
Lofty
2020-07-13
1
-6
/
+0
*
|
xilinx: Fix srl regression.
Marcelina Kościelnicka
2020-07-12
1
-0
/
+41
*
|
gowin: Use dfflegalize.
Marcelina Kościelnicka
2020-07-06
2
-13
/
+8
*
|
intel_alm: direct M10K instantiation
Dan Ravensloft
2020-07-05
1
-0
/
+6
*
|
synth_gowin: ABC9 support
Dan Ravensloft
2020-07-05
1
-1
/
+5
*
|
intel_alm: add Cyclone 10 GX tests
Dan Ravensloft
2020-07-05
11
-2
/
+236
*
|
intel_alm: DSP inference
Dan Ravensloft
2020-07-05
1
-0
/
+23
*
|
synth_intel_alm: Use dfflegalize.
Marcelina Kościelnicka
2020-07-04
1
-1
/
+1
*
|
Improve MISTRAL_FF specify rules
Dan Ravensloft
2020-07-04
1
-1
/
+2
*
|
tests: update fsm.ys resource count
Eddie Hung
2020-07-04
1
-4
/
+4
|
/
*
intel_alm: fix DFFE matching
Dan Ravensloft
2020-06-11
2
-4
/
+4
*
Add missing .gitignore file
Claire Wolf
2020-06-04
1
-0
/
+2
*
Merge pull request #2077 from YosysHQ/eddie/abc9_dff_improve
Eddie Hung
2020-06-04
1
-4
/
+53
|
\
|
*
abc9_ops: update messaging (credit to @Xiretza for spotting)
Eddie Hung
2020-05-30
1
-4
/
+4
|
*
tests: add test for abc9 -dff removing a redundant flop entirely
Eddie Hung
2020-05-25
1
-0
/
+15
|
*
tests: add testcase for abc9 -dff preserving flop names
Eddie Hung
2020-05-25
1
-0
/
+34
*
|
Merge pull request #2082 from YosysHQ/eddie/abc9_scc_fixes
Eddie Hung
2020-06-03
1
-0
/
+13
|
\
\
|
*
|
tests: tidy up testcase
Eddie Hung
2020-06-03
1
-3
/
+0
|
*
|
tests: add ecp5 latch testcase with -abc9
Eddie Hung
2020-05-25
1
-0
/
+16
*
|
|
Merge pull request #2080 from YosysHQ/eddie/fix_test_warnings
Eddie Hung
2020-06-03
2
-2
/
+2
|
\
\
\
|
*
|
|
tests: fix some test warnings
Eddie Hung
2020-05-25
2
-2
/
+2
|
|
|
/
|
|
/
|
*
|
|
allow range for mux test
Miodrag Milanovic
2020-06-01
1
-1
/
+2
|
|
/
|
/
|
*
|
tests: xilinx macc test to have initval, shorten BMC depth for runtime
Eddie Hung
2020-05-25
2
-8
/
+8
|
/
*
Add force_downto and force_upto wire attributes.
Marcelina Kościelnicka
2020-05-19
1
-2
/
+4
*
abc9_ops: add -prep_bypass for auto bypass boxes; refactor
Eddie Hung
2020-05-14
1
-5
/
+29
*
abc9: suppress warnings when no compatible + used flop boxes formed
Eddie Hung
2020-05-14
1
-1
/
+3
*
xilinx: update abc9_dff tests
Eddie Hung
2020-05-14
1
-18
/
+45
*
xilinx: remove no-longer-relevant test
Eddie Hung
2020-05-14
1
-91
/
+0
*
intel_alm: direct LUTRAM cell instantiation
Dan Ravensloft
2020-05-07
1
-0
/
+20
*
intel_alm: work around a Quartus ICE
Dan Ravensloft
2020-04-23
1
-0
/
+12
*
tests: read +/xilinx/cell_sim.v before xilinx_dsp test
Eddie Hung
2020-04-22
1
-0
/
+1
*
test: ice40_dsp test to read +/ice40/cells_sim.v for default params
Eddie Hung
2020-04-22
1
-0
/
+1
*
xilinx: xilinx_dffopt to read cells_sim.v; fix test
Eddie Hung
2020-04-22
1
-13
/
+22
*
tests: remove write_ilang
Eddie Hung
2020-04-20
2
-3
/
+0
*
synth_intel_alm: alternative synthesis for Intel FPGAs
Dan Ravensloft
2020-04-15
10
-0
/
+208
*
Merge pull request #1603 from whitequark/ice40-ram_style
whitequark
2020-04-10
5
-35
/
+551
|
\
|
*
ecp5: do not map FFRAM if explicitly requested otherwise.
whitequark
2020-04-03
1
-16
/
+62
|
*
ice40: do not map FFRAM if explicitly requested otherwise.
whitequark
2020-04-03
1
-8
/
+28
|
*
ecp5: add support for both 1364.1 and LSE RAM/ROM attributes.
whitequark
2020-02-06
3
-5
/
+305
|
*
ice40: match memory inference attribute values case insensitive.
whitequark
2020-02-06
1
-0
/
+6
|
*
ice40: add support for both 1364.1 and LSE RAM/ROM attributes.
whitequark
2020-02-06
3
-20
/
+179
[next]