iCE40/yosys - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
*	Fix spacing	Eddie Hung	2020-01-02	1	-1/+1
*	synth_xilinx -dff to work with abc too	Eddie Hung	2020-01-02	1	-6/+14
*	Merge remote-tracking branch 'origin/master' into xaig_dff	Eddie Hung	2020-01-02	14	-66/+86
\|\
\| *	Merge pull request #1601 from YosysHQ/eddie/synth_retime	Eddie Hung	2020-01-02	12	-37/+37
\| \|\
\| \| *	Update doc that "-retime" calls abc with "-dff -D 1"	Eddie Hung	2019-12-30	11	-12/+12
\| \| *	Disable synth_gowin -abc9 as it offers no advantages yet	Eddie Hung	2019-12-30	1	-12/+12
\| \| *	Revert "Revert "synth_* with -retime option now calls abc with -D 1 as well""	Eddie Hung	2019-12-30	11	-13/+13
\| * \|	ifdef __ICARUS__ -> ifndef YOSYS	Eddie Hung	2020-01-01	1	-6/+6
\| * \|	Fix anlogic async flop mapping	Eddie Hung	2020-01-01	1	-8/+8
\| * \|	Update timings for Xilinx S7 cells	Eddie Hung	2019-12-30	1	-15/+35
* \| \|	Update comments	Eddie Hung	2020-01-02	1	-11/+6
* \| \|	abc9 -keepff -> -dff; refactor dff operations	Eddie Hung	2020-01-02	2	-58/+58
* \| \|	Clamp -46ps for FDPE* too	Eddie Hung	2020-01-01	1	-2/+2
* \| \|	Restore abc9 -keepff	Eddie Hung	2020-01-01	2	-86/+6
* \| \|	Re-arrange FD order	Eddie Hung	2019-12-31	3	-182/+182
* \| \|	Missing character	Eddie Hung	2019-12-31	1	-1/+1
* \| \|	Cleanup xilinx boxes	Eddie Hung	2019-12-31	2	-391/+425
* \| \|	Cleanup ice40 boxes	Eddie Hung	2019-12-31	3	-30/+43
* \| \|	Cleanup ecp5 boxes	Eddie Hung	2019-12-31	4	-35/+31
* \| \|	Update abc9_xc7.box comments	Eddie Hung	2019-12-31	1	-18/+18
* \| \|	FDCE ports to be alphabetical	Eddie Hung	2019-12-31	1	-3/+3
* \| \|	Fix attributes on $__ABC9_ASYNC[01] whitebox	Eddie Hung	2019-12-31	1	-2/+2
* \| \|	Fix incorrect $__ABC9_ASYNC[01] box	Eddie Hung	2019-12-31	1	-2/+2
* \| \|	Do not offset FD* box timings due to -46ps Tsu	Eddie Hung	2019-12-30	1	-12/+21
* \| \|	Merge remote-tracking branch 'origin/master' into xaig_dff	Eddie Hung	2019-12-30	10	-32/+377
\|\\| \|
\| * \|	Merge pull request #1589 from YosysHQ/iopad_default	Miodrag Milanović	2019-12-30	1	-11/+6
\| \|\ \ \| \| \|/ \| \|/\|
\| \| *	Merge remote-tracking branch 'origin/master' into iopad_default	Miodrag Milanovic	2019-12-28	8	-10/+368
\| \| \|\
\| \| * \|	Addressed review comments	Miodrag Milanovic	2019-12-21	1	-2/+3
\| \| * \|	iopad no op for compatibility with old scripts	Miodrag Milanovic	2019-12-21	1	-0/+3
\| \| * \|	Make iopad option default for all xilinx flows	Miodrag Milanovic	2019-12-21	1	-14/+5
\| * \| \|	Nitpick cleanup for ecp5	Eddie Hung	2019-12-27	2	-11/+3
\| \| \|/ \| \|/\|
\| * \|	Merge pull request #1593 from YosysHQ/mwk/dsp48a1-pmgen	Marcin Kościelnicki	2019-12-25	3	-3/+6
\| \|\ \
\| \| * \|	xilinx_dsp: Initial DSP48A/DSP48A1 support.	Marcin Kościelnicki	2019-12-22	3	-3/+6
\| \| \|/
\| * /	xilinx: Test our DSP48A/DSP48A1 simulation models.	Marcin Kościelnicki	2019-12-23	5	-7/+362
\| \|/
* \|	Tidy up abc9_map.v	Eddie Hung	2019-12-30	1	-103/+103
* \|	Add "synth_xilinx -dff" option, cleanup abc9	Eddie Hung	2019-12-30	2	-2/+98
* \|	Merge remote-tracking branch 'origin/master' into xaig_dff	Eddie Hung	2019-12-20	1	-24/+10
\|\\|
\| *	Add abc9_arrival times for RAM{32,64}M	Eddie Hung	2019-12-20	1	-24/+10
* \|	Merge remote-tracking branch 'origin/master' into xaig_dff	Eddie Hung	2019-12-20	4	-172/+240
\|\\|
\| *	Add RAM{32,64}M to abc9_map.v	Eddie Hung	2019-12-20	1	-0/+78
\| *	Revert "Optimise write_xaiger"	Eddie Hung	2019-12-20	3	-15/+0
\| *	Merge pull request #1558 from YosysHQ/eddie/xaiger_cleanup	Eddie Hung	2019-12-19	3	-0/+15
\| \|\
\| \| *	techmap/aigmap of whiteboxes to occur before abc9 instead of in write_xaiger	Eddie Hung	2019-12-06	3	-0/+15
\| * \|	xilinx: Add simulation models for remaining CLB primitives.	Marcin Kościelnicki	2019-12-19	3	-156/+210
\| * \|	xilinx_dffopt: Keep order of LUT inputs.	Marcin Kościelnicki	2019-12-19	1	-16/+30
* \| \|	Add RAM{32,64}M to abc9_map.v	Eddie Hung	2019-12-19	1	-0/+78
* \| \|	Split into $__ABC9_ASYNC[01], do not add cell->type to clkdomain_t	Eddie Hung	2019-12-19	5	-36/+55
* \| \|	Merge remote-tracking branch 'origin/master' into xaig_dff	Eddie Hung	2019-12-19	14	-81/+995
\|\\| \|
\| * \|	Merge pull request #1563 from YosysHQ/dave/async-prld	David Shah	2019-12-18	2	-4/+28
\| \|\ \
\| \| * \|	ecp5: Add support for mapping PRLD FFs	David Shah	2019-12-07	2	-4/+28
\| \| \|/