aboutsummaryrefslogtreecommitdiffstats
path: root/passes/sat
Commit message (Expand)AuthorAgeFilesLines
* sat: Add -set-def-formal option to force defined $any* outputsJannis Harder2022-11-281-6/+22
* Rst docs conversion (#3496)KrystalDelusion2022-11-151-1/+1
* sim: Run a comb-only update step to set past values during FST cosimJannis Harder2022-11-071-12/+11
* Add extra time at the end of a sat VCD traceClaire Xenia Wolf2022-11-011-0/+1
* Add miter -cross optionClaire Xenia Wolf2022-10-241-4/+32
* clk2fflogic: Always correctly handle simultaneously changing signalsJannis Harder2022-10-071-103/+87
* mutate: warn if less mutations possible than number requestedN. Engelhardt2022-10-051-0/+2
* Fitting help messages to 80 character widthKrystalDelusion2022-08-242-24/+28
* sim: -hdlname option to preserve flattened hierarchy in sim outputJannis Harder2022-08-161-9/+41
* clk2fflogic: Generate less unused logic when using verificJannis Harder2022-08-161-1/+4
* formalff: New -setundef optionJannis Harder2022-08-161-0/+335
* formalff: Set new replaced_by_gclk attribute on removed dff's clksJannis Harder2022-08-161-0/+22
* Add the $anyinit cell and the formalff passJannis Harder2022-08-163-1/+194
* support file locations containing spacesMiodrag Milanovic2022-08-081-1/+1
* sim: Fix $anyseq in nested modulesJannis Harder2022-07-221-11/+21
* async2sync: turn FFs with const clks into gclk FFs with feedbackJannis Harder2022-06-301-0/+3
* fmcombine: Add _gold/_gate suffix to memidsJannis Harder2022-06-031-0/+3
* Observe $TMPDIR variable when creating tmp filesMohamed A. Bamakhrama2022-05-271-1/+1
* fix crash when no fst inputMiodrag Milanovic2022-05-041-1/+2
* Start restoring memory state from VCD/FSTMiodrag Milanovic2022-05-041-2/+17
* AIM file could have gaps in or between inputs and initsMiodrag Milanovic2022-05-021-3/+6
* Match $anyseq input if connected to public wireMiodrag Milanovic2022-04-221-6/+12
* Treat $anyseq as input from FSTMiodrag Milanovic2022-04-221-0/+21
* Last sample from input does not represent changeMiodrag Milanovic2022-04-221-1/+2
* latches are always set to zeroMiodrag Milanovic2022-04-221-6/+1
* If not multiclock, output only on clock edgesMiodrag Milanovic2022-04-221-0/+18
* Set init state for all wires from FST and set pastMiodrag Milanovic2022-04-221-13/+12
* Fix multiclock for btor2 witnessMiodrag Milanovic2022-04-221-5/+9
* Fix reading aiw from other solversMiodrag Milanovic2022-04-151-2/+2
* Use wrap_async_control_gate if ff is fineMiodrag Milanovic2022-04-081-9/+11
* Makefile: properly conditionalize features requiring compression.Iris Johnson2022-04-071-0/+2
* past_ad initial value settingMiodrag Milanovic2022-04-021-0/+3
* setInitState can be only one altering valuesMiodrag Milanovic2022-04-021-4/+6
* Set past_d value for init stateMiodrag Milanovic2022-04-021-0/+2
* Set init values for wrapped async control signalsMiodrag Milanovic2022-04-011-0/+2
* Support memories in aiw and multiclockMiodrag Milanovic2022-03-311-16/+86
* Proper SigBit forming in simMiodrag Milanovic2022-03-221-4/+4
* Proper SigBit forming in simMiodrag Milanovic2022-03-221-4/+4
* More verbose warningsMiodrag Milanovic2022-03-181-5/+7
* Recognize registers and set initial state for them in tbMiodrag Milanovic2022-03-161-6/+32
* Update sim help message.Miodrag Milanovic2022-03-161-1/+2
* Added fst2tb pass for generating testbenchMiodrag Milanovic2022-03-141-0/+319
* Merge pull request #3229 from YosysHQ/micko/sim_dateMiodrag Milanović2022-03-111-7/+20
|\
| * Add date parameter to enable full date/time and version infoMiodrag Milanovic2022-03-111-7/+20
* | Add "sim -q" optionClaire Xenia Wolf2022-03-111-8/+19
|/
* Small fix in "sim" help messageClaire Xenia Wolf2022-03-111-1/+1
* FstData already do conversion to VCDMiodrag Milanovic2022-03-111-1/+2
* Support cell name in btor witness fileMiodrag Milanovic2022-03-111-5/+14
* Proper write of memory dataMiodrag Milanovic2022-03-111-14/+13
* Start work on memory initMiodrag Milanovic2022-03-091-9/+34
generated by cgit v1.2.3 (git 2.25.1) at 2025-01-13 14:12:51 +0000