aboutsummaryrefslogtreecommitdiffstats
path: root/passes/pmgen/ice40_dsp.pmg
Commit message (Collapse)AuthorAgeFilesLines
* Reject if (* init *) presentEddie Hung2019-09-251-0/+3
|
* unextend only used in initEddie Hung2019-09-251-2/+1
|
* Use new port/param overload in pmgEddie Hung2019-09-201-2/+2
|
* Cleanup ice40_dsp.pmgEddie Hung2019-09-201-12/+6
|
* Small cleanupEddie Hung2019-09-201-19/+18
|
* Disable support for SB_MAC16 reset since it is asyncEddie Hung2019-09-191-0/+4
|
* SB_MAC16 ffCD to not pack same as ffOEddie Hung2019-09-191-2/+2
|
* Add an indexEddie Hung2019-09-191-0/+1
|
* Revert index to selectEddie Hung2019-09-191-1/+1
|
* Refactor ce{mux,pol} -> hold{mux,pol}Eddie Hung2019-09-191-64/+64
|
* Add HOLD/RST support for SB_MAC16Eddie Hung2019-09-191-53/+69
|
* Add support for SB_MAC16 CD and H registersEddie Hung2019-09-191-9/+62
|
* Refactor ice40_dsp.pmgEddie Hung2019-09-191-168/+401
|
* Tidy up ice40_dsp some moreEddie Hung2019-09-061-11/+10
|
* CleanupEddie Hung2019-09-051-17/+17
|
* Refactor ice40_dspEddie Hung2019-09-051-27/+27
|
* Fix broken ice40_dspEddie Hung2019-09-051-93/+63
|
* Update commentEddie Hung2019-08-301-1/+1
|
* Fix compile errorEddie Hung2019-08-201-4/+14
|
* Merge remote-tracking branch 'origin/master' into xc7dspEddie Hung2019-08-201-0/+1
|\
| * Change pmgen default rule to reject, switch peepopt behavior to acceptClifford Wolf2019-08-151-0/+1
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | SimplifyEddie Hung2019-08-151-4/+2
| |
* | ffH -> ffFJKGEddie Hung2019-08-151-8/+8
| |
* | Fixes for reverting SigSpec helper functionsEddie Hung2019-08-141-8/+12
| |
* | Revert changes to RTLIL::SigSpec methodsEddie Hung2019-08-131-6/+28
| |
* | Improve ice40_dsp for non-fully-32-bit addersEddie Hung2019-08-091-3/+8
| |
* | Another filter -> ifEddie Hung2019-08-091-2/+2
| |
* | CleanupEddie Hung2019-08-091-8/+8
| |
* | Fix checkEddie Hung2019-08-091-4/+6
| |
* | Revert "Fix typo"Eddie Hung2019-08-091-1/+1
| | | | | | | | This reverts commit e3c39cc450a0317ad7e8234bb866d55465548c9c.
* | Rework ice40_dsp to map to SB_MAC16 earlier, and check before packingEddie Hung2019-08-081-31/+68
| |
* | Do not SigSpec::extract() beyond boundsEddie Hung2019-08-071-6/+8
| |
* | Do not pack registers if (* keep *)Eddie Hung2019-08-071-0/+20
| |
* | Add comment about supporting $dffe in ice40_dspEddie Hung2019-08-011-0/+1
| |
* | Cope with sign extension in mul2dspEddie Hung2019-08-011-6/+6
| |
* | Fix typoEddie Hung2019-08-011-1/+1
| |
* | Fix muxAB logicEddie Hung2019-07-231-3/+2
| |
* | Simplify and fix for MACsEddie Hung2019-07-231-15/+18
| |
* | Fix typoEddie Hung2019-07-231-13/+21
| |
* | Pack hi and lo registers separatelyEddie Hung2019-07-221-19/+43
| |
* | Rename according to vendor doc TN1295Eddie Hung2019-07-221-31/+31
| |
* | Pack Y registerEddie Hung2019-07-221-4/+8
| |
* | Pack adders not just accumulatorsEddie Hung2019-07-221-4/+7
| |
* | Restore old ffY behaviourEddie Hung2019-07-191-16/+5
| |
* | CleanupEddie Hung2019-07-191-5/+5
| |
* | Fine tune ice40_dsp.pmg, add support for packing subsets of registersEddie Hung2019-07-191-22/+31
| |
* | ice40_dsp to accept $__MUL16X16 tooEddie Hung2019-07-181-1/+1
|/
* Add pmgen support for multiple patterns in one matcherClifford Wolf2019-04-291-0/+2
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Detect and reject cases that do not map well to iCE40 DSPs (yet)Clifford Wolf2019-02-201-0/+10
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Add actual DSP inference to ice40_dsp passClifford Wolf2019-02-171-2/+16
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>