aboutsummaryrefslogtreecommitdiffstats
path: root/passes/fsm/fsm_map.cc
Commit message (Expand)AuthorAgeFilesLines
* Consistent use of 'override' for virtual methods in derived classes.Henner Zeller2018-07-201-2/+2
* Remove some dead code from fsm_mapClifford Wolf2017-08-211-3/+0
* Bugfix in fsm_map for FSMs without reset stateClifford Wolf2016-10-251-1/+2
* Added "yosys -D" featureClifford Wolf2016-04-211-1/+1
* Fixed trailing whitespacesClifford Wolf2015-07-021-3/+3
* Added onehot attributeClifford Wolf2015-02-041-0/+3
* Renamed SIZE() to GetSize() because of name collision on Win32Clifford Wolf2014-10-101-4/+4
* namespace YosysClifford Wolf2014-09-271-0/+4
* Added module->uniquify()Clifford Wolf2014-08-161-5/+1
* Some improvements in FSM mapping and recodingClifford Wolf2014-08-141-1/+1
* Fixed FSM mapping for multiple reset-like signalsClifford Wolf2014-08-101-1/+21
* Some improvements in fsm_opt and fsm_map for FSM with unreachable statesClifford Wolf2014-08-091-50/+57
* Renamed port access function on RTLIL::Cell, added param access functionsClifford Wolf2014-07-311-24/+24
* Refactoring: Renamed RTLIL::Design::modules to modules_Clifford Wolf2014-07-271-1/+1
* Refactoring: Renamed RTLIL::Module::cells to cells_Clifford Wolf2014-07-271-1/+1
* Changed a lot of code to the new RTLIL::Wire constructorsClifford Wolf2014-07-261-15/+5
* Changed users of cell->connections_ to the new API (sed command)Clifford Wolf2014-07-261-28/+28
* Renamed RTLIL::{Module,Cell}::connections to connections_Clifford Wolf2014-07-261-28/+28
* Use only module->addCell() and module->remove() to create and delete cellsClifford Wolf2014-07-251-52/+16
* Removed RTLIL::SigSpec::optimize()Clifford Wolf2014-07-231-5/+0
* Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ..) constructor -- step 3/3Clifford Wolf2014-07-231-8/+8
* Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ..) constructor -- step 2/3Clifford Wolf2014-07-231-8/+8
* SigSpec refactoring: using the accessor functions everywhereClifford Wolf2014-07-221-15/+15
* SigSpec refactoring: renamed chunks and width to __chunks and __widthClifford Wolf2014-07-221-15/+15
* Replaced RTLIL::Const::str with generic decoder methodClifford Wolf2013-12-041-1/+1
* Improved FSM one-hot encoding, added binary encodingClifford Wolf2013-05-241-24/+32
* Added help messages for fsm_* passesClifford Wolf2013-03-011-3/+14
* initial importClifford Wolf2013-01-051-0/+356