diff options
author | Clifford Wolf <clifford@clifford.at> | 2016-04-21 23:28:37 +0200 |
---|---|---|
committer | Clifford Wolf <clifford@clifford.at> | 2016-04-21 23:28:37 +0200 |
commit | 0bc95f1e049afc35bb5ea30663b0a5725dfbf584 (patch) | |
tree | 3a8641d3a9bb5794a24145ce368f3db7a3963709 /passes/fsm/fsm_map.cc | |
parent | 1565d1af69f552b790aa43fd6be194ee59ab76f3 (diff) | |
download | yosys-0bc95f1e049afc35bb5ea30663b0a5725dfbf584.tar.gz yosys-0bc95f1e049afc35bb5ea30663b0a5725dfbf584.tar.bz2 yosys-0bc95f1e049afc35bb5ea30663b0a5725dfbf584.zip |
Added "yosys -D" feature
Diffstat (limited to 'passes/fsm/fsm_map.cc')
-rw-r--r-- | passes/fsm/fsm_map.cc | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/passes/fsm/fsm_map.cc b/passes/fsm/fsm_map.cc index 574b9a201..5b32ed599 100644 --- a/passes/fsm/fsm_map.cc +++ b/passes/fsm/fsm_map.cc @@ -335,7 +335,7 @@ struct FsmMapPass : public Pass { } virtual void execute(std::vector<std::string> args, RTLIL::Design *design) { - log_header("Executing FSM_MAP pass (mapping FSMs to basic logic).\n"); + log_header(design, "Executing FSM_MAP pass (mapping FSMs to basic logic).\n"); extra_args(args, 1, design); for (auto &mod_it : design->modules_) { |