iCE40/yosys - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
...
\| * \| \| \| \| \|	Fix typo in opt_rmdff	Eddie Hung	2019-06-05	1	-2/+2
* \| \| \| \| \| \|	Merge pull request #1072 from YosysHQ/eddie/fix_1069	Clifford Wolf	2019-06-06	1	-0/+5
\|\ \ \ \ \ \ \
\| * \| \| \| \| \| \|	Error out if no top module given before 'sim'	Eddie Hung	2019-06-05	1	-0/+5
\| \|/ / / / / /
* / / / / / /	Missing doc for -tech xilinx in shregmap	Eddie Hung	2019-06-05	1	-0/+3
\|/ / / / / /
* \| \| \| \| \|	Merge pull request #1067 from YosysHQ/clifford/fix1065	Eddie Hung	2019-06-05	1	-1/+1
\|\ \ \ \ \ \
\| * \| \| \| \| \|	Suppress driver-driver conflict warning for unknown cell types, fixes #1065	Clifford Wolf	2019-06-05	1	-1/+1
\| \| \|_\|/ / / \| \|/\| \| \| \|
* \| \| \| \| \|	Merge pull request #1066 from YosysHQ/clifford/fix1056	Clifford Wolf	2019-06-05	1	-1/+0
\|\ \ \ \ \ \
\| * \| \| \| \| \|	Remove yosys_banner() from python wrapper init, fixes #1056	Clifford Wolf	2019-06-05	1	-1/+0
\| \|/ / / / /
* \| \| \| \| \|	Major rewrite of wire selection in setundef -init	Clifford Wolf	2019-06-05	1	-30/+89
* \| \| \| \| \|	Indent fix	Clifford Wolf	2019-06-05	1	-23/+25
* \| \| \| \| \|	Merge pull request #999 from jakobwenzel/setundefInitFix	Clifford Wolf	2019-06-05	1	-16/+23
\|\ \ \ \ \ \
\| * \| \| \| \| \|	initialize more registers in setundef -init	Jakob Wenzel	2019-05-09	1	-16/+23
* \| \| \| \| \| \|	Fix typo in fmcombine log message, fixes #1063	Clifford Wolf	2019-06-05	1	-2/+2
\| \|/ / / / / \|/\| \| \| \| \|
* \| \| \| \| \|	Merge pull request #1062 from tux3/patch-1	Clifford Wolf	2019-06-04	1	-1/+1
\|\ \ \ \ \ \
\| * \| \| \| \| \|	README.md: Missing formatting for <tag>	Tux3	2019-06-04	1	-1/+1
\|/ / / / / /
* \| \| \| \| \|	Merge pull request #1061 from YosysHQ/eddie/techmap_and_arith_map	Eddie Hung	2019-06-03	1	-6/+5
\|\ \ \ \ \ \
\| * \| \| \| \| \|	Remove extra newline	Eddie Hung	2019-06-03	1	-1/+0
\| * \| \| \| \| \|	Execute techmap and arith_map simultaneously	Eddie Hung	2019-06-03	1	-6/+6
\|/ / / / / /
* \| \| / / /	Only support Symbiotic EDA flavored Verific	Clifford Wolf	2019-06-02	1	-0/+8
\| \|_\|/ / / \|/\| \| \| \|
* \| \| \| \|	Fix "tee" handling of log_streams	Clifford Wolf	2019-05-31	1	-0/+5
* \| \| \| \|	Enable Verific flag veri_elaborate_top_level_modules_having_interface_ports, ...	Clifford Wolf	2019-05-30	1	-0/+3
* \| \| \| \|	Merge pull request #1057 from mmicko/fix_478	Clifford Wolf	2019-05-30	1	-0/+4
\|\ \ \ \ \
\| * \| \| \| \|	Aded one more load of .conf to support change of prefix	Miodrag Milanovic	2019-05-29	1	-0/+4
\|/ / / / /
* \| \| \| \|	Merge pull request #1049 from YosysHQ/clifford/fix1047	Clifford Wolf	2019-05-28	2	-4/+15
\|\ \ \ \ \
\| * \| \| \| \|	Do not use shiftmul peepopt pattern when mul result is truncated, fixes #1047	Clifford Wolf	2019-05-28	2	-4/+15
* \| \| \| \| \|	Merge pull request #1050 from YosysHQ/clifford/wandwor	Clifford Wolf	2019-05-28	9	-40/+207
\|\ \ \ \ \ \
\| * \| \| \| \| \|	Refactor hierarchy wand/wor handling	Clifford Wolf	2019-05-28	3	-103/+145
\| * \| \| \| \| \|	Add actual wandwor test that is part of "make test"	Clifford Wolf	2019-05-28	2	-33/+36
\| * \| \| \| \| \|	Merge branch 'wandwor' of https://github.com/thasti/yosys into clifford/wandwor	Clifford Wolf	2019-05-28	8	-5/+127
\| \|\ \ \ \ \ \ \| \| \|/ / / / / \| \|/\| \| \| \| \|
\| \| * \| \| \| \|	Merge branch 'master' into wandwor	Stefan Biereigel	2019-05-27	15	-32/+274
\| \| \|\ \ \ \ \
\| \| * \| \| \| \| \|	reformat wand/wor test	Stefan Biereigel	2019-05-27	1	-22/+21
\| \| * \| \| \| \| \|	remove port direction workaround from test case	Stefan Biereigel	2019-05-27	1	-2/+1
\| \| * \| \| \| \| \|	update README.md with wand/wor information	Stefan Biereigel	2019-05-27	1	-2/+2
\| \| * \| \| \| \| \|	remove leftovers from ast data structures	Stefan Biereigel	2019-05-27	2	-4/+0
\| \| * \| \| \| \| \|	move wand/wor resolution into hierarchy pass	Stefan Biereigel	2019-05-27	2	-98/+91
\| \| * \| \| \| \| \|	fix assignment of non-wires	Stefan Biereigel	2019-05-23	1	-16/+19
\| \| * \| \| \| \| \|	add simple test case for wand/wor	Stefan Biereigel	2019-05-23	1	-0/+35
\| \| * \| \| \| \| \|	fix indentation across files	Stefan Biereigel	2019-05-23	4	-63/+83
\| \| * \| \| \| \| \|	implementation for assignments working	Stefan Biereigel	2019-05-23	3	-14/+83
\| \| * \| \| \| \| \|	make lexer/parser aware of wand/wor net types	Stefan Biereigel	2019-05-23	3	-2/+10
* \| \| \| \| \| \| \|	Merge pull request #1048 from mmicko/fix_enable_pyosys	Clifford Wolf	2019-05-28	1	-8/+15
\|\ \ \ \ \ \ \ \ \| \|/ / / / / / / \|/\| \| \| \| \| \| \|
\| * \| \| \| \| \| \|	Remove info line in 2nd load of conf file	Miodrag Milanovic	2019-05-28	1	-1/+0
\| * \| \| \| \| \| \|	Moved pyosys block in Makefile	Miodrag Milanovic	2019-05-28	1	-8/+16
\|/ / / / / / /
* \| \| \| \| \| \|	Merge pull request #1045 from mmicko/afl-gcc-target	Clifford Wolf	2019-05-28	1	-1/+11
\|\ \ \ \ \ \ \ \| \|_\|/ / / / / \|/\| \| \| \| \| \|
\| * \| \| \| \| \|	make config-afl-gcc to help creating conf file	Miodrag Milanovic	2019-05-27	1	-1/+4
\| * \| \| \| \| \|	Added afl-gcc as target for fuzzer	Miodrag Milanovic	2019-05-27	1	-0/+7
\|/ / / / / /
* \| \| \| \| \|	Merge pull request #1044 from mmicko/invalid_width_range	Clifford Wolf	2019-05-27	1	-1/+2
\|\ \ \ \ \ \
\| * \| \| \| \| \|	Give error instead of asserting for invalid range, fixes #947	Miodrag Milanovic	2019-05-27	1	-1/+2
* \| \| \| \| \| \|	Merge pull request #1043 from mmicko/unsized_constant	Clifford Wolf	2019-05-27	5	-13/+45
\|\ \ \ \ \ \ \
\| * \| \| \| \| \| \|	Added support for unsized constants, fixes #1022	Miodrag Milanovic	2019-05-27	5	-13/+45
\| \|/ / / / / /