aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
| * | | Fix spacing (entire file is wrong anyway, will fix later)Eddie Hung2019-06-071-3/+3
| * | | Remove unnecessary std::getline() for ASCIIEddie Hung2019-06-071-3/+0
| * | | Test *.aag too, by using *.aig as referenceEddie Hung2019-06-071-0/+19
| * | | Fix read_aiger -- create zero driver, fix init width, parse 'b'Eddie Hung2019-06-072-13/+52
| * | | Use ABC to convert from AIGER to VerilogEddie Hung2019-06-071-2/+3
| * | | Use ABC to convert AIGER to Verilog, then sat against YosysEddie Hung2019-06-071-21/+15
| * | | Add symbols to AIGER test inputs for ABCEddie Hung2019-06-0722-8/+40
|/ / /
* | | Merge pull request #1077 from YosysHQ/clifford/pr983Clifford Wolf2019-06-079-3/+93
|\ \ \
| * | | Fixes and cleanups in AST_TECALL handlingClifford Wolf2019-06-074-50/+38
| * | | Merge branch 'pr_elab_sys_tasks' of https://github.com/udif/yosys into cliffo...Clifford Wolf2019-06-0710-5/+107
| |\ \ \
| | * | | Initial implementation of elaboration system tasksUdi Finkelstein2019-05-0310-5/+107
* | | | | Rename implicit_ports.sv test to implicit_ports.vClifford Wolf2019-06-071-0/+0
|/ / / /
* | | | Merge branch 'tux3-implicit_named_connection'Clifford Wolf2019-06-074-3/+40
|\ \ \ \
| * | | | Cleanup tux3-implicit_named_connectionClifford Wolf2019-06-073-13/+2
| * | | | Merge branch 'implicit_named_connection' of https://github.com/tux3/yosys int...Clifford Wolf2019-06-075-4/+52
| |\ \ \ \ | | |_|/ / | |/| | |
| | * | | SystemVerilog support for implicit named port connectionstux32019-06-065-12/+59
* | | | | Merge pull request #1076 from thasti/centos7-build-fixClifford Wolf2019-06-071-1/+0
|\ \ \ \ \ | |/ / / / |/| | | |
| * | | | remove boost/log/exceptions.hpp from wrapper generatorStefan Biereigel2019-06-071-1/+0
|/ / / /
* | | | Merge pull request #1060 from antmicro/parsing_attr_on_port_connClifford Wolf2019-06-0614-10/+279
|\ \ \ \
| * | | | Fixed memory leak.Maciej Kurc2019-06-051-0/+4
| * | | | Moved tests that fail with Icarus Verilog to /tests/various. Those tests are ...Maciej Kurc2019-06-044-0/+46
| * | | | Added tests for attributesMaciej Kurc2019-06-039-0/+219
| * | | | Added support for parsing attributes on port connections.Maciej Kurc2019-05-311-10/+10
* | | | | Merge pull request #1073 from whitequark/ecp5-diamond-iobDavid Shah2019-06-061-0/+15
|\ \ \ \ \
| * | | | | ECP5: implement all Diamond I/O buffer primitives.whitequark2019-06-061-0/+15
* | | | | | Merge pull request #1071 from YosysHQ/eddie/fix_1070Clifford Wolf2019-06-061-2/+2
|\ \ \ \ \ \
| * | | | | | Fix typo in opt_rmdffEddie Hung2019-06-051-2/+2
* | | | | | | Merge pull request #1072 from YosysHQ/eddie/fix_1069Clifford Wolf2019-06-061-0/+5
|\ \ \ \ \ \ \
| * | | | | | | Error out if no top module given before 'sim'Eddie Hung2019-06-051-0/+5
| |/ / / / / /
* / / / / / / Missing doc for -tech xilinx in shregmapEddie Hung2019-06-051-0/+3
|/ / / / / /
* | | | | | Merge pull request #1067 from YosysHQ/clifford/fix1065Eddie Hung2019-06-051-1/+1
|\ \ \ \ \ \
| * | | | | | Suppress driver-driver conflict warning for unknown cell types, fixes #1065Clifford Wolf2019-06-051-1/+1
| | |_|/ / / | |/| | | |
* | | | | | Merge pull request #1066 from YosysHQ/clifford/fix1056Clifford Wolf2019-06-051-1/+0
|\ \ \ \ \ \
| * | | | | | Remove yosys_banner() from python wrapper init, fixes #1056Clifford Wolf2019-06-051-1/+0
| |/ / / / /
* | | | | | Major rewrite of wire selection in setundef -initClifford Wolf2019-06-051-30/+89
* | | | | | Indent fixClifford Wolf2019-06-051-23/+25
* | | | | | Merge pull request #999 from jakobwenzel/setundefInitFixClifford Wolf2019-06-051-16/+23
|\ \ \ \ \ \
| * | | | | | initialize more registers in setundef -initJakob Wenzel2019-05-091-16/+23
* | | | | | | Fix typo in fmcombine log message, fixes #1063Clifford Wolf2019-06-051-2/+2
| |/ / / / / |/| | | | |
* | | | | | Merge pull request #1062 from tux3/patch-1Clifford Wolf2019-06-041-1/+1
|\ \ \ \ \ \
| * | | | | | README.md: Missing formatting for <tag>Tux32019-06-041-1/+1
|/ / / / / /
* | | | | | Merge pull request #1061 from YosysHQ/eddie/techmap_and_arith_mapEddie Hung2019-06-031-6/+5
|\ \ \ \ \ \
| * | | | | | Remove extra newlineEddie Hung2019-06-031-1/+0
| * | | | | | Execute techmap and arith_map simultaneouslyEddie Hung2019-06-031-6/+6
|/ / / / / /
* | | / / / Only support Symbiotic EDA flavored VerificClifford Wolf2019-06-021-0/+8
| |_|/ / / |/| | | |
* | | | | Fix "tee" handling of log_streamsClifford Wolf2019-05-311-0/+5
* | | | | Enable Verific flag veri_elaborate_top_level_modules_having_interface_ports, ...Clifford Wolf2019-05-301-0/+3
* | | | | Merge pull request #1057 from mmicko/fix_478Clifford Wolf2019-05-301-0/+4
|\ \ \ \ \
| * | | | | Aded one more load of .conf to support change of prefixMiodrag Milanovic2019-05-291-0/+4
|/ / / / /
* | | | | Merge pull request #1049 from YosysHQ/clifford/fix1047Clifford Wolf2019-05-282-4/+15
|\ \ \ \ \
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-02 16:47:01 +0000