aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* Add SB_LUT4 to box libraryEddie Hung2019-04-163-0/+16
* Add ice40 box filesEddie Hung2019-04-166-1/+27
* abc9 to output some more infoEddie Hung2019-04-161-1/+2
* CIs before PIs; also sort each cell's connections before iteratingEddie Hung2019-04-161-5/+7
* Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-04-161-28/+0
|\
| * Merge pull request #939 from YosysHQ/revert895Eddie Hung2019-04-161-28/+0
| |\
| | * Revert #895Eddie Hung2019-04-161-28/+0
| |/
* | Port from xc7mux branchEddie Hung2019-04-163-54/+167
* | Re-enable partsel.v testEddie Hung2019-04-161-1/+0
* | abc9 to call "setundef -zero" behaving as for abcEddie Hung2019-04-161-0/+3
* | Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-04-153-6/+5
|\|
| * Merge pull request #937 from YosysHQ/revert-932-eddie/fixdlatchEddie Hung2019-04-152-4/+3
| |\
| | * Revert "Recognise default entry in case even if all cases covered (fix for #9...Eddie Hung2019-04-152-4/+3
| |/
| * Merge pull request #936 from YosysHQ/README-fix-quotesEddie Hung2019-04-151-2/+2
| |\
| | * README: fix some incorrect quoting.whitequark2019-04-151-2/+2
| |/
* | Forgot backslashesEddie Hung2019-04-121-1/+1
* | Handle __dummy_o__ and __const[01]__ in read_aiger not abcEddie Hung2019-04-122-18/+8
* | abc to ignore __dummy_o__ and __const[01]__ when re-integratingEddie Hung2019-04-121-6/+20
* | Output __const0__ and __const1__ CIsEddie Hung2019-04-121-7/+10
* | Merge branch 'xaig' of github.com:YosysHQ/yosys into xaigEddie Hung2019-04-121-12/+32
|\ \
| * | Fix inout handling for -map optionEddie Hung2019-04-121-10/+30
* | | Merge branch 'xaig' of github.com:YosysHQ/yosys into xaigEddie Hung2019-04-120-0/+0
|\| |
| * | Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-04-127-50/+76
| |\|
* | | Use -map instead of -symbols for aigerEddie Hung2019-04-121-2/+3
* | | ci_bits and co_bits now a list, order is important for ABCEddie Hung2019-04-121-24/+34
* | | Also cope with duplicated CIsEddie Hung2019-04-121-5/+23
* | | WIPEddie Hung2019-04-121-14/+68
* | | Comment outEddie Hung2019-04-121-1/+1
* | | Add support for synth_xilinx -abc9 and ignore abc9 -dress optEddie Hung2019-04-122-1/+14
* | | Cope with an output having same name as an input (i.e. CO)Eddie Hung2019-04-121-5/+23
* | | Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-04-127-50/+76
|\ \ \ | |/ / |/| / | |/
| * Merge pull request #928 from litghost/add_xc7_sim_modelsEddie Hung2019-04-123-41/+60
| |\
| | * Remove BUFGCTRL, BUFHCE and LUT6_2 from cells_xtra.Keith Rothman2019-04-123-52/+14
| | * Fix LUT6_2 definition.Keith Rothman2019-04-091-3/+3
| | * Add additional cells sim models for core 7-series primatives.Keith Rothman2019-04-091-0/+57
| * | Merge pull request #933 from dh73/masterClifford Wolf2019-04-121-3/+9
| |\ \
| | * | Fixing issues in CycloneV cell simDiego2019-04-111-3/+9
| | |/
| * | Merge pull request #932 from YosysHQ/eddie/fixdlatchClifford Wolf2019-04-122-3/+4
| |\ \ | | |/ | |/|
| | * Add default entry to testcaseEddie Hung2019-04-111-2/+3
| | * Recognise default entry in case even if all cases covered (#931)Eddie Hung2019-04-111-1/+1
| |/
| * Fix a few typosEddie Hung2019-04-081-3/+3
* | Add non-input bits driven by unrecognised cells as ci_bitsEddie Hung2019-04-101-1/+1
* | parse_aiger() to rename all $lut cells after "clean"Eddie Hung2019-04-101-24/+21
* | More space fixingEddie Hung2019-04-081-2/+2
* | Fix spacingEddie Hung2019-04-081-29/+29
* | Merge branch 'master' into xaigEddie Hung2019-04-08115-710/+5842
|\|
| * Merge pull request #919 from YosysHQ/multiport_transpClifford Wolf2019-04-081-1/+2
| |\
| | * memory_bram: Fix multiport make_transpDavid Shah2019-04-071-1/+2
| |/
| * Add "read_ilang -lib"Clifford Wolf2019-04-055-3/+39
| * Added missing argument checking to "mutate" commandClifford Wolf2019-04-041-0/+32