aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorDavid Shah <dave@ds0.me>2019-04-07 16:56:31 +0100
committerDavid Shah <dave@ds0.me>2019-04-07 16:56:31 +0100
commit2bf3ca64435b11726d87cc0d34e887a79351ec45 (patch)
tree7a733f932cef75c1073a41d52618954acc69b9a7
parentdfb242c905ff10bb4038f080aeb74a820e8fbd00 (diff)
downloadyosys-2bf3ca64435b11726d87cc0d34e887a79351ec45.tar.gz
yosys-2bf3ca64435b11726d87cc0d34e887a79351ec45.tar.bz2
yosys-2bf3ca64435b11726d87cc0d34e887a79351ec45.zip
memory_bram: Fix multiport make_transp
Signed-off-by: David Shah <dave@ds0.me>
-rw-r--r--passes/memory/memory_bram.cc3
1 files changed, 2 insertions, 1 deletions
diff --git a/passes/memory/memory_bram.cc b/passes/memory/memory_bram.cc
index 804aa21f9..ddc56d9b5 100644
--- a/passes/memory/memory_bram.cc
+++ b/passes/memory/memory_bram.cc
@@ -744,7 +744,8 @@ grow_read_ports:;
if (clken) {
clock_domains[pi.clocks] = clkdom;
clock_polarities[pi.clkpol] = clkdom.second;
- read_transp[pi.transp] = transp;
+ if (!pi.make_transp)
+ read_transp[pi.transp] = transp;
pi.sig_clock = clkdom.first;
pi.sig_en = rd_en[cell_port_i];
pi.effective_clkpol = clkdom.second;