aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* synth: refactoring for memidx1.Tristan Gingold2019-10-023-32/+47
* synth: introduce memidx1Tristan Gingold2019-10-027-28/+35
* netlists: add memidx1 and memidx2 gates.Tristan Gingold2019-10-024-8/+101
* testsuite/synth: add a test for previous commit.Tristan Gingold2019-10-023-1/+70
* synth: fix extract_merge_partial_assigns.Tristan Gingold2019-10-021-5/+15
* testsuite/synth: add tests for previous commit.Tristan Gingold2019-10-023-0/+45
* netlists-disp_vhdl: handle Const_Log, add comments, fix assertion.Tristan Gingold2019-10-023-1/+28
* ghdlsynth: display bugbox in case of unknown exception.Tristan Gingold2019-10-021-1/+3
* testsuite/synth: add synth45 test.Tristan Gingold2019-10-023-0/+51
* testsuite/synth: add synth48Tristan Gingold2019-10-022-0/+34
* Regenerate ghdlsynth_gates.hTristan Gingold2019-10-021-19/+24
* testsuite/synth: add testcases for #958Tristan Gingold2019-10-013-0/+51
* netlists-disp_vhdl: display constant signals connected to user submodules.Tristan Gingold2019-10-011-0/+2
* synth: handle string subtype defined by a port. Fix #958Tristan Gingold2019-10-012-7/+20
* testsuite/synth: add a test for previous commit.Tristan Gingold2019-10-013-1/+65
* synth: fix in extract_merge_partial_assigns.Tristan Gingold2019-10-012-3/+10
* synth-environment-debug: add dump_partial_assign.Tristan Gingold2019-10-011-10/+17
* testsuite/synth: add testcase for previous commitTristan Gingold2019-10-014-14/+45
* synth: fix a crash on choice by range for aggregate.Tristan Gingold2019-10-011-1/+2
* testsuite/synth: add testcase for previous commit.Tristan Gingold2019-10-012-0/+24
* synth: add support for integer rem.Tristan Gingold2019-10-014-3/+12
* testsuite/synth: add testcase for ghdlsynth-beta 44Tristan Gingold2019-10-012-0/+26
* synth: handle selected element of const record.Tristan Gingold2019-10-011-5/+8
* testsuite/synth: add testcase for tgingold/ghdlsynth-beta#36Tristan Gingold2019-10-013-0/+106
* testsuite/synth: add testcase for #955Tristan Gingold2019-10-014-0/+126
* synth: improve support of arrays or arrays. Fix #955Tristan Gingold2019-10-0110-62/+110
* testsuite/synth: add testcase for #956Tristan Gingold2019-09-302-0/+32
* synth: handle range defined by high/low attributes. Fix #956Tristan Gingold2019-09-301-2/+2
* testsuite/synth: add testcase for #953Tristan Gingold2019-09-302-0/+24
* synth: improve support of * and /. Fix #953Tristan Gingold2019-09-303-2/+46
* vhdl: recognize div operators.Tristan Gingold2019-09-303-90/+123
* testsuite/synth: add testcase for #952Tristan Gingold2019-09-303-1/+87
* synth-oper: implement >= and <= for uns/nat. Fix #952Tristan Gingold2019-09-301-0/+6
* testsuite/synth: add testcase for #951Tristan Gingold2019-09-303-0/+87
* synth-inference: handl 'EXPR and CLK' condition. Fix #951Tristan Gingold2019-09-301-2/+17
* synth-insts: refactoring.Tristan Gingold2019-09-301-40/+32
* testsuite/synth: add testcase for #954Tristan Gingold2019-09-304-0/+46
* synth-insts: create net object for input port. FixTristan Gingold2019-09-301-3/+14
* synth: renaming and minor refactoring.Tristan Gingold2019-09-304-74/+43
* synth: minor refactoring.Tristan Gingold2019-09-301-4/+4
* synth-expr: minor factorisation.Tristan Gingold2019-09-301-25/+19
* testsuite/synth: add a test for 'to' direction.Tristan Gingold2019-09-303-1/+64
* testsuite: add test for previous commit.Tristan Gingold2019-09-301-0/+11
* vhdl-std_package: reduce cascaded error messages.Tristan Gingold2019-09-301-0/+1
* synth-decls: improve handling of subtype aliases forTristan Gingold2019-09-301-26/+42
* testsuite/synth: add testcase for #947Tristan Gingold2019-09-302-0/+32
* synth: check matching bounds for array equality. Fix #947Tristan Gingold2019-09-303-4/+56
* testsuite/synth: add testcase for #946Tristan Gingold2019-09-302-0/+34
* synth: convert subtype in alias declaration. Fix #946Tristan Gingold2019-09-301-2/+6
* testsuite/synth: add testcase for #948Tristan Gingold2019-09-303-1/+33
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-05 14:13:46 +0000