aboutsummaryrefslogtreecommitdiffstats
path: root/tests
Commit message (Expand)AuthorAgeFilesLines
* Merge pull request #1851 from YosysHQ/claire/bitselwriteClaire Wolf2020-04-2113-0/+1224
|\
| * Remove '-ignore_unknown_cells' option from 'sat'Eddie Hung2020-04-201-6/+6
| * Simplify test case scriptEddie Hung2020-04-201-30/+17
| * Remove ununsed filesEddie Hung2020-04-205-83/+0
| * Modifications of tests as per Eddie's requestdiego2020-04-2015-78/+1237
| * Wrong fixed valuediego2020-04-171-1/+1
| * Adding tests for dynamic part select optimisationdiego2020-04-167-0/+161
* | tests: remove write_ilangEddie Hung2020-04-202-3/+0
* | abc9: add testcase reduced from #1970Eddie Hung2020-04-201-0/+19
* | tests: add select -unset testsEddie Hung2020-04-162-0/+20
* | tests: add design -delete testsEddie Hung2020-04-162-0/+18
* | Merge pull request #1943 from YosysHQ/dave/fix-1919David Shah2020-04-161-0/+18
|\ \
| * | ast: Fix handling of identifiers in the global scopeDavid Shah2020-04-161-0/+18
| |/
* / opt_expr: Fix X and CO outputs for $alu identity-mapping rules.Marcelina Kościelnicka2020-04-161-8/+66
|/
* Merge pull request #1933 from YosysHQ/eddie/zinit_moreEddie Hung2020-04-151-2/+96
|\
| * tests: zinit for new typesEddie Hung2020-04-141-2/+96
* | Merge pull request #1930 from YosysHQ/claire/fix1876Claire Wolf2020-04-151-0/+60
|\ \
| * | tests: add testcases from #1876Eddie Hung2020-04-141-0/+60
| |/
* | synth_intel_alm: alternative synthesis for Intel FPGAsDan Ravensloft2020-04-1510-0/+208
* | opt_expr: Add more $alu optimizations.Marcelina Kościelnicka2020-04-141-4/+52
|/
* dffinit: Avoid setting init parameter to zero-length value.Marcelina Kościelnicka2020-04-141-0/+25
* Merge pull request #1879 from jjj11x/jjj11x/package_declwhitequark2020-04-141-3/+8
|\
| * support using previously declared types/localparams/params in packageJeff Wang2020-04-071-3/+8
* | zinit: resolve one more comment by @mwkmwkmwkEddie Hung2020-04-131-1/+8
* | zinit: fix review comments from @mwkmwkmwkEddie Hung2020-04-131-4/+31
* | tests: zinit on $adffEddie Hung2020-04-131-19/+18
* | Add testcase for $_DFF_[NP][NP][01]_Eddie Hung2020-04-131-0/+24
* | opt_expr: Optimize multiplications with low 0 bits in operands.Marcelina Kościelnicka2020-04-131-0/+28
* | Add .gitignore to tests/select/Xiretza2020-04-121-0/+1
* | Merge pull request #1603 from whitequark/ice40-ram_stylewhitequark2020-04-105-35/+551
|\ \
| * | ecp5: do not map FFRAM if explicitly requested otherwise.whitequark2020-04-031-16/+62
| * | ice40: do not map FFRAM if explicitly requested otherwise.whitequark2020-04-031-8/+28
| * | ecp5: add support for both 1364.1 and LSE RAM/ROM attributes.whitequark2020-02-063-5/+305
| * | ice40: match memory inference attribute values case insensitive.whitequark2020-02-061-0/+6
| * | ice40: add support for both 1364.1 and LSE RAM/ROM attributes.whitequark2020-02-063-20/+179
| * | ice40: remove impossible test.whitequark2020-02-061-15/+0
* | | tests: add a quick plugin testEddie Hung2020-04-093-0/+22
| |/ |/|
* | Merge pull request #1648 from YosysHQ/eddie/cmp2lcuEddie Hung2020-04-031-0/+52
|\ \
| * | +/cmp2lcu.v to work efficiently for fully/partially constant inputsEddie Hung2020-04-031-3/+31
| * | Refactor +/cmp2lcu.v into recursive techmapEddie Hung2020-04-031-1/+1
| * | techmap +/cmp2lcu.v for decomposing arithmetic compares to $lcuEddie Hung2020-04-031-0/+24
* | | iopadmap: Fix z assignment to inout portMarcin Kościelnicki2020-04-021-1/+9
|/ /
* | Merge pull request #1790 from YosysHQ/eddie/opt_expr_xorEddie Hung2020-04-013-7/+55
|\ \
| * | opt_expr: add failing $xnor testEddie Hung2020-03-201-1/+13
| * | Simplify breaking tests/arch/*/fsm.ys testsEddie Hung2020-03-202-7/+3
| * | opt_expr: add $xor/$xnor/$_XOR_/$_XNOR_ testsEddie Hung2020-03-191-0/+40
* | | Merge pull request #1789 from YosysHQ/eddie/opt_expr_aluEddie Hung2020-04-011-0/+63
|\ \ \
| * | | opt_expr: add $alu testsEddie Hung2020-03-191-0/+63
| |/ /
* | | Merge pull request #1848 from YosysHQ/eddie/fix_dynsliceClaire Wolf2020-04-011-0/+12
|\ \ \
| * | | Add dynamic slicing Verilog testcaseEddie Hung2020-03-311-0/+12
| |/ /