aboutsummaryrefslogtreecommitdiffstats
path: root/tests
Commit message (Collapse)AuthorAgeFilesLines
* Re-enable partsel.v testEddie Hung2019-04-161-1/+0
|
* Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-04-151-3/+2
|\
| * Revert "Recognise default entry in case even if all cases covered (fix for ↵Eddie Hung2019-04-151-3/+2
| | | | | | | | #931)"
* | Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-04-121-2/+3
|\|
| * Add default entry to testcaseEddie Hung2019-04-111-2/+3
| |
* | Merge branch 'master' into xaigEddie Hung2019-04-0814-5/+737
|\|
| * Liberty file parser now accepts superfluous ;Niels Moseley2019-03-271-1/+1
| |
| * Liberty file parser now accepts superfluous ;Niels Moseley2019-03-273-2/+97
| |
| * Fix "verific -extnets" for more complex situationsClifford Wolf2019-03-261-0/+22
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * Updated the liberty parser to accept [A:B] ranges (AST has not been ↵Niels Moseley2019-03-246-0/+541
| | | | | | | | updated). Liberty parser now also accepts key : value pair lines that do not end in ';'.
| * Merge https://github.com/YosysHQ/yosys into read_aigerEddie Hung2019-03-1911-31/+175
| |\
| | * fix local name resolution in prefix constructsZachary Snow2019-03-181-0/+56
| | |
| | * Fix handling of task output ports in clocked always blocks, fixes #857Clifford Wolf2019-03-071-0/+19
| | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| | * Ensure fid() calls make_id() for consistency; tests/simple/dff_init.v failsJim Lawson2019-03-041-0/+1
| | | | | | | | | | | | Mark dff_init.v as expected to fail since it uses "initial value".
| | * Hotfix for "make test"Clifford Wolf2019-02-281-1/+1
| | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| | * Add "write_verilog -siminit"Clifford Wolf2019-02-281-1/+1
| | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| | * Fix FIRRTL to Verilog process instance subfield assignment.Jim Lawson2019-02-253-3/+1
| | | | | | | | | | | | | | | | | | Don't emit subfield assignments: bits(x, y, z) <= ... - but instead, add them to the reverse-wire-map where they'll be treated at the end of the module. Enable tests which were disabled due to incorrect treatment of subfields. Assume the `$firrtl2verilog` variable contains any additional switches to control verilog generation (i.e. `--no-dedup -X mverilog`)
| * | One more merge conflictEddie Hung2019-02-171-6/+1
| | |
| * | Merge https://github.com/YosysHQ/yosys into read_aigerEddie Hung2019-02-175-8/+97
| |\ \
* | \ \ Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-02-265-1/+94
|\ \ \ \ | | |_|/ | |/| |
| * | | Merge pull request #812 from ucb-bar/arrayhierarchyfixesClifford Wolf2019-02-242-1/+68
| |\ \ \ | | | | | | | | | | Define basic_cell_type() function and use it to derive the cell type …
| | * | | Address requested changes - don't require non-$ name.Jim Lawson2019-02-222-4/+7
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Suppress warning if name does begin with a `$`. Fix hierachy tests so they have something to grep. Announce hierarchy test types.
| | * | | Fix normal (non-array) hierarchy -auto-top.Jim Lawson2019-02-192-1/+65
| | | | | | | | | | | | | | | | | | | | Add simple test.
| * | | | Merge pull request #824 from litghost/fix_reduce_on_ffClifford Wolf2019-02-242-0/+24
| |\ \ \ \ | | | | | | | | | | | | Fix WREDUCE on FF not fixing ARST_VALUE parameter.
| | * | | | Fix WREDUCE on FF not fixing ARST_VALUE parameter.Keith Rothman2019-02-222-0/+24
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Adds test case that fails without code change. Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
| * | | | | Fix handling of defparam for when default_nettype is noneClifford Wolf2019-02-241-0/+2
| |/ / / / | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | | Uncomment out more testsEddie Hung2019-02-261-25/+39
| | | | |
* | | | | Enable two inout testsEddie Hung2019-02-261-16/+14
| | | | |
* | | | | Add broken testcasesEddie Hung2019-02-251-0/+46
| | | | |
* | | | | Revert "tests/simple to also do LUT synth"Eddie Hung2019-02-211-1/+0
| | | | | | | | | | | | | | | | | | | | This reverts commit 5994382a20a0b7e890d22d032eecb39b61e0b3ce.
* | | | | Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-02-211-4/+2
|\| | | |
| * | | | Revert "Add -B option to autotest.sh to append to backend_opts"Eddie Hung2019-02-211-4/+2
| | | | | | | | | | | | | | | | | | | | This reverts commit 281f2aadcab01465f83a3f3a697eec42503e9f8b.
* | | | | tests/simple to also do LUT synthEddie Hung2019-02-211-0/+1
| | | | |
* | | | | Working simple_abc9 testsEddie Hung2019-02-211-2/+2
| | | | |
* | | | | Add abc9.v testcase to simple_abc9Eddie Hung2019-02-211-4/+46
| | | | |
* | | | | Merge branch 'clifford/dffsrfix' of https://github.com/YosysHQ/yosys into xaigEddie Hung2019-02-211-21/+0
|\| | | |
| * | | | Remove simple_defparam testsEddie Hung2019-02-201-21/+0
| | | | |
* | | | | simple_abc9 tests to now preserve memoriesEddie Hung2019-02-201-1/+1
| | | | |
* | | | | Move tests/techmap/abc9 to simple_abc9Eddie Hung2019-02-204-23/+0
| | | | |
* | | | | Add tests/simple_abc9Eddie Hung2019-02-201-0/+23
| | | | |
* | | | | Add a quick abc9 testEddie Hung2019-02-194-0/+29
| | | | |
* | | | | Merge branch 'master' into xaigEddie Hung2019-02-195-8/+92
|\| | | | | |_|/ / |/| | |
| * | | Merge https://github.com/YosysHQ/yosys into dff_initEddie Hung2019-02-175-8/+93
| |\ \ \ | | | |/ | | |/|
| | * | Append (instead of over-writing) EXTRA_FLAGSJim Lawson2019-02-151-1/+1
| | | |
| | * | Update cells supported for verilog to FIRRTL conversion.Jim Lawson2019-02-154-7/+92
| | |/ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Issue warning messages for missing parameterized modules and attempts to set initial values. Replace simple "if (cell-type)" with "else if" chain. Fix FIRRTL shift handling. Add support for parameterized modules, $shift, $shiftx. Handle default output file. Deal with no top module. Automatically run pmuxtree pass. Allow EXTRA_FLAGS and SEED parameters to be set in the environment for tests/tools/autotest.mk. Support FIRRTL regression testing in tests/tools/autotest.sh Add xfirrtl files to test directories to exclude files from FIRRTL regression tests that are known to fail.
* | | Support and differentiate between ASCII and binary AIG testingEddie Hung2019-02-082-2/+6
| | |
* | | Add binary AIGs converted from AAGEddie Hung2019-02-0814-0/+51
| | |
* | | Merge branch 'dff_init' of https://github.com/eddiehung/yosys into xaigEddie Hung2019-02-063-2/+67
|\| |
| * | Add tests for simple cases using defparamEddie Hung2019-02-061-0/+21
| | |
| * | Add -B option to autotest.sh to append to backend_optsEddie Hung2019-02-061-2/+4
| | |