aboutsummaryrefslogtreecommitdiffstats
path: root/tests
Commit message (Expand)AuthorAgeFilesLines
* Merge remote-tracking branch 'origin/eddie/opt_rmdff' into xc7muxEddie Hung2019-05-232-0/+55
|\
| * Add opt_rmdff testsEddie Hung2019-05-232-0/+55
* | Merge remote-tracking branch 'origin/master' into xc7muxEddie Hung2019-05-2110-5/+225
|\|
| * Added tests for Verilog frontent for attributes on parameters and localparamsMaciej Kurc2019-05-162-0/+22
| * Add test case from #997Clifford Wolf2019-05-071-0/+12
| * Merge pull request #946 from YosysHQ/clifford/specifyClifford Wolf2019-05-062-0/+86
| |\
| | * Improve tests/various/specify.ysClifford Wolf2019-05-061-2/+32
| | * More testingEddie Hung2019-05-032-2/+5
| | * Fix spacingEddie Hung2019-05-031-6/+6
| | * Add quick-and-dirty specify testsEddie Hung2019-05-032-0/+53
| * | Merge pull request #975 from YosysHQ/clifford/fix968Clifford Wolf2019-05-061-0/+25
| |\ \
| | * | Merge branch 'master' of github.com:YosysHQ/yosys into clifford/fix968Clifford Wolf2019-05-066-5/+60
| | |\|
| | * | Add additional test cases for for-loopsClifford Wolf2019-05-011-0/+25
| * | | Merge pull request #871 from YosysHQ/verific_importClifford Wolf2019-05-061-0/+52
| |\ \ \ | | |_|/ | |/| |
| | * | Add tests/various/chparam.shClifford Wolf2019-05-061-0/+52
| * | | iverilog with simcells.v as wellEddie Hung2019-05-031-1/+2
| * | | Merge pull request #969 from YosysHQ/clifford/pmgenstuffClifford Wolf2019-05-031-0/+9
| |\ \ \ | | |/ / | |/| |
| * | | Merge pull request #976 from YosysHQ/clifford/fix974Clifford Wolf2019-05-031-0/+22
| |\ \ \
| | * | | Add splitcmplxassign test case and silence splitcmplxassign warningClifford Wolf2019-05-011-0/+22
| | | |/ | | |/|
| * | | Fix typo in tests/svinterfaces/runone.shClifford Wolf2019-05-031-2/+2
| * | | fail svinterfaces testcases on yosys error exitJakob Wenzel2019-05-021-2/+2
* | | | Merge remote-tracking branch 'origin/clifford/pmgenstuff' into xc7muxEddie Hung2019-05-021-0/+9
|\ \ \ \ | | |_|/ | |/| |
| * | | Add peepopt_muldiv, fixes #930Clifford Wolf2019-04-301-0/+9
| | |/ | |/|
* | | Merge remote-tracking branch 'origin/master' into xc7muxEddie Hung2019-05-022-0/+23
|\ \ \ | | |/ | |/|
| * | Fix #938 - Crash occurs in case when use write_firrtl commandJim Lawson2019-05-012-0/+23
| |/
* | Remove split_shiftx testsEddie Hung2019-04-262-139/+0
* | Merge remote-tracking branch 'origin/eddie/split_shiftx' into xc7muxEddie Hung2019-04-252-0/+139
|\ \
| * | Add testEddie Hung2019-04-252-0/+139
| |/
* | Remove topo sort no-loop assertion, with testEddie Hung2019-04-243-1/+76
* | Fix abc9 with (* keep *) wiresEddie Hung2019-04-231-0/+38
* | Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-04-224-0/+110
|\|
| * Updaye pmux2shiftx testClifford Wolf2019-04-221-2/+2
| * Merge pull request #909 from zachjs/masterClifford Wolf2019-04-222-0/+48
| |\
| | * support repeat loops with constant repeat counts outside of constant functionsZachary Snow2019-04-092-0/+48
| * | Merge pull request #944 from YosysHQ/clifford/pmux2shiftxClifford Wolf2019-04-222-0/+62
| |\ \
| | * | Improve "pmux2shiftx"Clifford Wolf2019-04-201-1/+1
| | * | Improvements in "pmux2shiftx"Clifford Wolf2019-04-201-1/+1
| | * | Improvements in pmux2shiftxClifford Wolf2019-04-202-20/+30
| | * | Add test for pmux2shiftxClifford Wolf2019-04-202-0/+52
* | | | Merge remote-tracking branch 'origin/clifford/libwb' into xaigEddie Hung2019-04-212-2/+3
|\| | |
| * | | Fix testsClifford Wolf2019-04-212-2/+3
| |/ /
* | | Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-04-202-0/+8
|\| |
| * | Add tests/aiger/.gitignoreClifford Wolf2019-04-191-0/+2
| * | Add retime testEddie Hung2019-04-051-0/+6
| |/
* | Select to find union of both sets on stackEddie Hung2019-04-191-1/+1
* | Re-enable partsel.v testEddie Hung2019-04-161-1/+0
* | Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-04-151-3/+2
|\ \
| * | Revert "Recognise default entry in case even if all cases covered (fix for #9...Eddie Hung2019-04-151-3/+2
* | | Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-04-121-2/+3
|\| |
| * | Add default entry to testcaseEddie Hung2019-04-111-2/+3
| |/