iCE40/yosys - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
*	Fixed xilinx FDSE sim model	Clifford Wolf	2015-01-24	1	-2/+2
*	Added $equiv cell type	Clifford Wolf	2015-01-19	1	-1/+23
*	Various cleanups in xilinx techlib	Clifford Wolf	2015-01-18	7	-9/+110
*	Refactoring of memory_bram and xilinx brams	Clifford Wolf	2015-01-18	3	-468/+55
*	Added synth_xilinx -retime -flatten	Clifford Wolf	2015-01-17	1	-2/+28
*	Added MUXCY and XORCY support to synth_xilinx	Clifford Wolf	2015-01-17	4	-2/+106
*	Added cells.lib	Clifford Wolf	2015-01-16	2	-0/+109
*	Added dff2dffe to synth_xilinx	Clifford Wolf	2015-01-16	1	-0/+2
*	Added more FF types to xilinx/cells.v	Clifford Wolf	2015-01-16	1	-25/+28
*	Fixed xilinx bram clock inverted config	Clifford Wolf	2015-01-16	1	-21/+35
*	Added FF cells to xilinx/cells_sim.v	Clifford Wolf	2015-01-16	1	-116/+116
*	Added Xilinx MUXF7 and MUXF8 support	Clifford Wolf	2015-01-15	2	-2/+30
*	Various cleanups in synth_xilinx command	Clifford Wolf	2015-01-13	1	-54/+8
*	Added add_share_file Makefile macro	Clifford Wolf	2015-01-08	2	-38/+10
*	added minimalistic xilinx sim models	Clifford Wolf	2015-01-08	1	-0/+150
*	More Xilinx bram cleanups	Clifford Wolf	2015-01-07	1	-14/+14
*	Cleanups in xilinx bram descriptions	Clifford Wolf	2015-01-07	2	-36/+36
*	Xilinx RAMB36/RAMB18 memory_bram support complete	Clifford Wolf	2015-01-06	3	-16/+320
*	Towards Xilinx bram support	Clifford Wolf	2015-01-06	3	-24/+65
*	small fix in xilinx/brams.v	Clifford Wolf	2015-01-06	1	-5/+5
*	Towards Xilinx bram support	Clifford Wolf	2015-01-06	4	-25/+176
*	Various small improvements to synth_xilinx	Clifford Wolf	2015-01-06	1	-8/+6
*	Towards Xilinx bram support	Clifford Wolf	2015-01-06	2	-13/+41
*	Towards Xilinx bram support	Clifford Wolf	2015-01-06	3	-6/+10
*	Towards Xilinx bram support	Clifford Wolf	2015-01-05	7	-19/+172
*	Towards Xilinx bram support	Clifford Wolf	2015-01-04	3	-13/+182
*	Progress in memory_bram	Clifford Wolf	2015-01-03	1	-0/+3
*	Added proper clkpol support to memory_bram	Clifford Wolf	2015-01-02	1	-1/+1
*	New $mem simlib model	Clifford Wolf	2015-01-02	1	-95/+36
*	Progress in memory_bram	Clifford Wolf	2014-12-31	1	-3/+3
*	Added memory_bram (not functional yet)	Clifford Wolf	2014-12-31	1	-0/+20
*	Fixed simlib entries for $memrd and $memwr	Clifford Wolf	2014-12-30	1	-0/+2
*	Fixed build with SMALL=1	Clifford Wolf	2014-12-30	1	-0/+2
*	Improvements in simplemap api, added $ne $nex $eq $eqx support	Clifford Wolf	2014-12-24	1	-49/+5
*	Removed UTF-8 chars from techmap.v	Clifford Wolf	2014-12-12	1	-1/+1
*	Added $dffe cell type	Clifford Wolf	2014-12-08	2	-1/+20
*	Added $_DFFE_??_ cell types	Clifford Wolf	2014-12-08	1	-0/+32
*	Added "abc" label in synth script	Clifford Wolf	2014-10-31	1	-6/+12
*	Added "opt -full" alias for all more aggressive optimizations	Clifford Wolf	2014-10-31	1	-2/+6
*	Added $_BUF_ cell type	Clifford Wolf	2014-10-03	1	-0/+6
*	namespace Yosys	Clifford Wolf	2014-09-27	2	-2/+10
*	Improvements in "synth" script	Clifford Wolf	2014-09-18	1	-8/+12
*	Fixed $macc simlib model for zero-config	Clifford Wolf	2014-09-16	1	-1/+1
*	Added "synth" command	Clifford Wolf	2014-09-14	2	-0/+154
*	Using alumacc in techmap.v	Clifford Wolf	2014-09-14	1	-237/+33
*	Fixed simlib $macc model for xilinx xsim	Clifford Wolf	2014-09-08	1	-1/+15
*	Simplified $fa undef model	Clifford Wolf	2014-09-08	1	-1/+1
*	Fixes and cleanups for blackbox.v	Clifford Wolf	2014-09-08	2	-70/+73
*	Added $lcu cell type	Clifford Wolf	2014-09-08	2	-74/+31
*	Added "$fa" cell type	Clifford Wolf	2014-09-08	2	-0/+28