aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs
Commit message (Expand)AuthorAgeFilesLines
...
| * | | | Make +/xilinx/cells_sim.v legalEddie Hung2020-02-271-76/+78
| * | | | Get rid of (* abc9_{arrival,required} *) entirelyEddie Hung2020-02-273-530/+496
| * | | | abc9_ops: use TimingInfo for -prep_{lut,box} tooEddie Hung2020-02-271-7/+10
| * | | | Expand +/xilinx/cells_sim.v to keep ICARUS and non -specify paresr happyEddie Hung2020-02-271-14/+12
| * | | | ice40: fix specify for inverted clocksEddie Hung2020-02-271-27/+27
| * | | | Fix tests by gating some specify constructs from iverilogEddie Hung2020-02-271-0/+16
| * | | | abc9_ops: ignore (* abc9_flop *) if not '-dff'Eddie Hung2020-02-271-2/+6
| * | | | ice40: specify fixesEddie Hung2020-02-273-66/+66
| * | | | ice40: move over to specify blocks for -abc9Eddie Hung2020-02-2710-164/+1344
| * | | | synth_ecp5: use +/abc9_model.vEddie Hung2020-02-271-1/+1
| * | | | Update xilinx for ABC9Eddie Hung2020-02-273-20/+16
| * | | | Create +/abc9_model.v for $__ABC9_{DELAY,FF_}Eddie Hung2020-02-272-0/+11
| * | | | ecp5: remove small LUT entriesEddie Hung2020-02-271-24/+6
| * | | | Fix commented out specify statementEddie Hung2020-02-271-6/+6
| * | | | xilinx: improve specify functionalityEddie Hung2020-02-275-446/+519
| * | | | ecp5: deprecate abc9_{arrival,required} and *.{lut,box}Eddie Hung2020-02-277-86/+120
| * | | | xilinx: use specify blocks in place of abc9_{arrival,required}Eddie Hung2020-02-271-176/+404
| * | | | Auto-generate .box/.lut files from specify blocksEddie Hung2020-02-277-426/+151
| * | | | abc9_ops: -prep_box, to be called onceEddie Hung2020-02-271-1/+1
| * | | | abc9_ops: -prep_lut and -write_lut to auto-generate LUT libraryEddie Hung2020-02-272-4/+85
* | | | | coolrunner2: Attempt to give wires/cells more meaningful namesR. Ou2020-03-022-23/+66
* | | | | coolrunner2: Fix invalid multiple fanouts of XOR/OR gatesR. Ou2020-03-021-0/+96
* | | | | coolrunner2: Fix packed register+input buffer insertionR. Ou2020-03-021-2/+84
* | | | | coolrunner2: Insert many more required feedthrough cellsR. Ou2020-03-013-102/+215
|/ / / /
* | | | Merge pull request #1709 from rqou/coolrunner2_counterClaire Wolf2020-02-273-0/+165
|\ \ \ \
| * | | | coolrunner2: Use extract_counter to optimize countersR. Ou2020-02-173-0/+165
| | |/ / | |/| |
* | | | Merge pull request #1708 from rqou/coolrunner2-buf-fixClaire Wolf2020-02-274-54/+163
|\ \ \ \
| * | | | coolrunner2: Separate and improve buffer cell insertion passR. Ou2020-02-164-54/+163
| |/ / /
* / / / xilinx: mark IOBUFDSE3 IOB pin as externalPiotr Binkowski2020-02-272-1/+2
|/ / /
* | | Remove executable flag from filesMiodrag Milanovic2020-02-155-0/+0
* | | abc9: deprecate abc9_ff.init wire for (* abc9_init *) attrEddie Hung2020-02-131-11/+12
* | | abc9: cleanupEddie Hung2020-02-101-40/+40
|/ /
* | Remove unnecessary commaEddie Hung2020-02-071-3/+2
* | techmap: fix shiftx2mux decompositionEddie Hung2020-02-071-8/+6
* | xilinx: Add support for LUT RAM on LUT4-based devices.Marcin Kościelnicki2020-02-074-27/+22
* | xilinx: Initial support for LUT4 devices.Marcin Kościelnicki2020-02-073-53/+152
* | Merge pull request #1685 from dh73/gowinEddie Hung2020-02-061-1/+1
|\ \
| * | Removing cells_sim.v from bram techmap passDiego H2020-02-061-1/+1
| |/
* | xilinx: Add block RAM mapping for Virtex 2* and Spartan 3*.Marcin Kościelnicki2020-02-0711-1/+370
* | xilinx: Add support for Spartan 3A DSP block RAMs.Marcin Kościelnicki2020-02-073-1/+39
* | Merge pull request #1684 from YosysHQ/eddie/xilinx_arith_mapEddie Hung2020-02-061-109/+43
|\ \ | |/ |/|
| * Fix $lcu -> MUXCY mapping, credit @mwkmwkmwkEddie Hung2020-02-061-4/+5
| * Fix/cleanup +/xilinx/arith_map.vEddie Hung2020-02-061-111/+44
* | synth_*: call 'opt -fast' after 'techmap'Eddie Hung2020-02-058-5/+9
* | shiftx2mux: fix select out of boundsEddie Hung2020-02-051-1/+2
|/
* Merge remote-tracking branch 'origin/master' into eddie/shiftx2muxEddie Hung2020-02-0524-359/+1041
|\
| * Merge pull request #1661 from YosysHQ/eddie/abc9_requiredEddie Hung2020-02-057-144/+375
| |\
| | * Merge branch 'eddie/abc9_refactor' into eddie/abc9_requiredEddie Hung2020-01-275-129/+99
| | |\
| | * \ Merge remote-tracking branch 'origin/eddie/abc9_refactor' into eddie/abc9_req...Eddie Hung2020-01-151-1/+1
| | |\ \
| | * | | abc9_ops: -write_box is empty, output a dummy box to prevent ABC errorEddie Hung2020-01-152-2/+0
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-15 22:47:48 +0000