index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
techlibs
/
xilinx
/
synth_xilinx.cc
Commit message (
Expand
)
Author
Age
Files
Lines
*
Fitting help messages to 80 character width
KrystalDelusion
2022-08-24
1
-3
/
+4
*
xilinx: Use `memory_libmap` pass.
Marcelina Kościelnicka
2022-05-18
1
-43
/
+84
*
iopadmap: Add native support for negative-polarity output enable.
Marcelina Kościelnicka
2021-11-09
1
-2
/
+3
*
Fixing old e-mail addresses and deadnames
Claire Xenia Wolf
2021-06-08
1
-1
/
+1
*
Fix use of blif name in synth_xilinx command
Michael Christensen
2021-04-27
1
-1
/
+1
*
Blackbox all whiteboxes after synthesis
gatecat
2021-03-17
1
-0
/
+1
*
Replace opt_rmdff with opt_dff.
Marcelina Kościelnicka
2020-08-07
1
-3
/
+1
*
opt_expr: Remove -clkinv option, make it the default.
Marcelina Kościelnicka
2020-07-31
1
-1
/
+1
*
synth_xilinx: Use opt_dff.
Marcelina Kościelnicka
2020-07-30
1
-17
/
+12
*
Remove EXPLICIT_CARRY logic.
Keith Rothman
2020-07-23
1
-14
/
+1
*
xilinx: Fix srl regression.
Marcelina Kościelnicka
2020-07-12
1
-2
/
+2
*
xilinx: Use dfflegalize.
Marcelina Kościelnicka
2020-07-09
1
-11
/
+10
*
Update dff2dffe, dff2dffs, zinit to new FF types.
Marcelina Kościelnicka
2020-06-23
1
-2
/
+2
*
Use C++11 final/override keywords.
whitequark
2020-06-18
1
-5
/
+5
*
xilinx/ice40/ecp5: zinit requires selected wires, so select them all
Eddie Hung
2020-05-14
1
-2
/
+2
*
abc9_ops: add -prep_bypass for auto bypass boxes; refactor
Eddie Hung
2020-05-14
1
-3
/
+1
*
synth_*: no need to explicitly read +/abc9_model.v
Eddie Hung
2020-05-14
1
-1
/
+1
*
synth_xilinx: rename dff_mode -> dff
Eddie Hung
2020-05-14
1
-8
/
+10
*
abc9_ops: add 'dff' label for auto handling of (* abc9_flop *) boxes
Eddie Hung
2020-05-14
1
-4
/
+1
*
synth_ice40/ecp5/xilinx: allow abc9.W to be overridden via scratchpad
Eddie Hung
2020-05-04
1
-3
/
+5
*
Get rid of dffsr2dff.
Marcelina Kościelnicka
2020-04-15
1
-2
/
+1
*
synth_xilinx: techmap +/cmp2lut.v and +/cmp2lcu.v in 'coarse'
Eddie Hung
2020-04-03
1
-2
/
+1
*
Update xilinx for ABC9
Eddie Hung
2020-02-27
1
-1
/
+1
*
xilinx: improve specify functionality
Eddie Hung
2020-02-27
1
-2
/
+2
*
Auto-generate .box/.lut files from specify blocks
Eddie Hung
2020-02-27
1
-1
/
+1
*
abc9_ops: -prep_box, to be called once
Eddie Hung
2020-02-27
1
-1
/
+1
*
abc9_ops: -prep_lut and -write_lut to auto-generate LUT library
Eddie Hung
2020-02-27
1
-4
/
+2
*
Remove unnecessary comma
Eddie Hung
2020-02-07
1
-3
/
+2
*
xilinx: Add support for LUT RAM on LUT4-based devices.
Marcin Kościelnicki
2020-02-07
1
-2
/
+1
*
xilinx: Initial support for LUT4 devices.
Marcin Kościelnicki
2020-02-07
1
-16
/
+82
*
xilinx: Add block RAM mapping for Virtex 2* and Spartan 3*.
Marcin Kościelnicki
2020-02-07
1
-1
/
+8
*
xilinx: Add support for Spartan 3A DSP block RAMs.
Marcin Kościelnicki
2020-02-07
1
-1
/
+6
*
Add opt_lut_ins pass. (#1673)
Marcelina Kościelnicka
2020-02-03
1
-0
/
+1
*
synth_xilinx: cleanup help
Eddie Hung
2020-01-28
1
-6
/
+4
*
synth_xilinx: fix help when no active_design; fixes #1664
Eddie Hung
2020-01-28
1
-2
/
+3
*
Fix unresolved conflict from #1573
Eddie Hung
2020-01-28
1
-1
/
+1
*
Merge pull request #1573 from YosysHQ/eddie/xilinx_tristate
N. Engelhardt
2020-01-28
1
-0
/
+3
|
\
|
*
Duplicate tribuf call, credit to @mwkmwkmwk
Eddie Hung
2019-12-13
1
-1
/
+0
|
*
synth_xilinx: error out if tristate without '-iopad'
Eddie Hung
2019-12-12
1
-0
/
+4
*
|
Deprecate `_CLB_CARRY from +/xilinx/arith_map.v since #1623
Eddie Hung
2020-01-17
1
-2
/
+0
*
|
Merge pull request #1636 from YosysHQ/eddie/fix_synth_xilinx_W
Miodrag Milanović
2020-01-15
1
-1
/
+1
|
\
\
|
*
|
synth_xilinx: fix default W value for non-xc7
Eddie Hung
2020-01-14
1
-1
/
+1
*
|
|
Merge pull request #1623 from YosysHQ/mmicko/edif_attr
Miodrag Milanović
2020-01-14
1
-1
/
+1
|
\
\
\
|
|
/
/
|
/
|
|
|
*
|
Use CARRY4 for abc1 as well, preventing issues with Vivado
Miodrag Milanovic
2020-01-10
1
-1
/
+1
*
|
|
Another conflict
Eddie Hung
2020-01-11
1
-1
/
+0
*
|
|
synth_xilinx: synth_xilinx.abc9.xc7.W to replace XC7_WIRE_DELAY macro
Eddie Hung
2020-01-10
1
-4
/
+11
|
/
/
*
|
synth_xilinx -dff to work with abc too
Eddie Hung
2020-01-02
1
-6
/
+14
*
|
Merge remote-tracking branch 'origin/master' into xaig_dff
Eddie Hung
2020-01-02
1
-3
/
+3
|
\
\
|
*
\
Merge pull request #1601 from YosysHQ/eddie/synth_retime
Eddie Hung
2020-01-02
1
-3
/
+3
|
|
\
\
|
|
*
|
Update doc that "-retime" calls abc with "-dff -D 1"
Eddie Hung
2019-12-30
1
-1
/
+1
[next]