| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Fixing old e-mail addresses and deadnames | Claire Xenia Wolf | 2021-06-08 | 1 | -1/+1 |
| | | | | | | | | | s/((Claire|Xen|Xenia|Clifford)\s+)+(Wolf|Xen)\s+<(claire|clifford)@(symbioticeda.com|clifford.at|yosyshq.com)>/Claire Xenia Wolf <claire@yosyshq.com>/gi; s/((Nina|Nak|N\.)\s+)+Engelhardt\s+<nak@(symbioticeda.com|yosyshq.com)>/N. Engelhardt <nak@yosyshq.com>/gi; s/((David)\s+)+Shah\s+<(dave|david)@(symbioticeda.com|yosyshq.com|ds0.me)>/David Shah <dave@ds0.me>/gi; s/((Miodrag)\s+)+Milanovic\s+<(miodrag|micko)@(symbioticeda.com|yosyshq.com)>/Miodrag Milanovic <micko@yosyshq.com>/gi; s,https?://www.clifford.at/yosys/,http://yosyshq.net/yosys/,g; | ||||
| * | Use C++11 final/override keywords. | whitequark | 2020-06-18 | 1 | -2/+2 |
| | | |||||
| * | kernel: big fat patch to use more ID::*, otherwise ID(*) | Eddie Hung | 2020-04-02 | 1 | -52/+50 |
| | | |||||
| * | kernel: use more ID::* | Eddie Hung | 2020-04-02 | 1 | -17/+17 |
| | | |||||
| * | Use State::S{0,1} | Eddie Hung | 2019-08-06 | 1 | -2/+2 |
| | | |||||
| * | Consistent use of 'override' for virtual methods in derived classes. | Henner Zeller | 2018-07-20 | 1 | -2/+2 |
| | | | | | | | | | | o Not all derived methods were marked 'override', but it is a great feature of C++11 that we should make use of. o While at it: touched header files got a -*- c++ -*- for emacs to provide support for that language. o use YS_OVERRIDE for all override keywords (though we should probably use the plain keyword going forward now that C++11 is established) | ||||
| * | Remove some dead code from fsm_map | Clifford Wolf | 2017-08-21 | 1 | -3/+0 |
| | | |||||
| * | Bugfix in fsm_map for FSMs without reset state | Clifford Wolf | 2016-10-25 | 1 | -1/+2 |
| | | |||||
| * | Added "yosys -D" feature | Clifford Wolf | 2016-04-21 | 1 | -1/+1 |
| | | |||||
| * | Fixed trailing whitespaces | Clifford Wolf | 2015-07-02 | 1 | -3/+3 |
| | | |||||
| * | Added onehot attribute | Clifford Wolf | 2015-02-04 | 1 | -0/+3 |
| | | |||||
| * | Renamed SIZE() to GetSize() because of name collision on Win32 | Clifford Wolf | 2014-10-10 | 1 | -4/+4 |
| | | |||||
| * | namespace Yosys | Clifford Wolf | 2014-09-27 | 1 | -0/+4 |
| | | |||||
| * | Added module->uniquify() | Clifford Wolf | 2014-08-16 | 1 | -5/+1 |
| | | |||||
| * | Some improvements in FSM mapping and recoding | Clifford Wolf | 2014-08-14 | 1 | -1/+1 |
| | | |||||
| * | Fixed FSM mapping for multiple reset-like signals | Clifford Wolf | 2014-08-10 | 1 | -1/+21 |
| | | |||||
| * | Some improvements in fsm_opt and fsm_map for FSM with unreachable states | Clifford Wolf | 2014-08-09 | 1 | -50/+57 |
| | | |||||
| * | Renamed port access function on RTLIL::Cell, added param access functions | Clifford Wolf | 2014-07-31 | 1 | -24/+24 |
| | | |||||
| * | Refactoring: Renamed RTLIL::Design::modules to modules_ | Clifford Wolf | 2014-07-27 | 1 | -1/+1 |
| | | |||||
| * | Refactoring: Renamed RTLIL::Module::cells to cells_ | Clifford Wolf | 2014-07-27 | 1 | -1/+1 |
| | | |||||
| * | Changed a lot of code to the new RTLIL::Wire constructors | Clifford Wolf | 2014-07-26 | 1 | -15/+5 |
| | | |||||
| * | Changed users of cell->connections_ to the new API (sed command) | Clifford Wolf | 2014-07-26 | 1 | -28/+28 |
| | | | | | | | | | | git grep -l 'connections_' | xargs sed -i -r -e ' s/(->|\.)connections_\["([^"]*)"\] = (.*);/\1set("\2", \3);/g; s/(->|\.)connections_\["([^"]*)"\]/\1get("\2")/g; s/(->|\.)connections_.at\("([^"]*)"\)/\1get("\2")/g; s/(->|\.)connections_.push_back/\1connect/g; s/(->|\.)connections_/\1connections()/g;' | ||||
| * | Renamed RTLIL::{Module,Cell}::connections to connections_ | Clifford Wolf | 2014-07-26 | 1 | -28/+28 |
| | | |||||
| * | Use only module->addCell() and module->remove() to create and delete cells | Clifford Wolf | 2014-07-25 | 1 | -52/+16 |
| | | |||||
| * | Removed RTLIL::SigSpec::optimize() | Clifford Wolf | 2014-07-23 | 1 | -5/+0 |
| | | |||||
| * | Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ..) constructor -- step 3/3 | Clifford Wolf | 2014-07-23 | 1 | -8/+8 |
| | | |||||
| * | Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ..) constructor -- step 2/3 | Clifford Wolf | 2014-07-23 | 1 | -8/+8 |
| | | |||||
| * | SigSpec refactoring: using the accessor functions everywhere | Clifford Wolf | 2014-07-22 | 1 | -15/+15 |
| | | |||||
| * | SigSpec refactoring: renamed chunks and width to __chunks and __width | Clifford Wolf | 2014-07-22 | 1 | -15/+15 |
| | | |||||
| * | Replaced RTLIL::Const::str with generic decoder method | Clifford Wolf | 2013-12-04 | 1 | -1/+1 |
| | | |||||
| * | Improved FSM one-hot encoding, added binary encoding | Clifford Wolf | 2013-05-24 | 1 | -24/+32 |
| | | |||||
| * | Added help messages for fsm_* passes | Clifford Wolf | 2013-03-01 | 1 | -3/+14 |
| | | |||||
| * | initial import | Clifford Wolf | 2013-01-05 | 1 | -0/+356 |
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |