index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
frontends
/
ast
/
genrtlil.cc
Commit message (
Expand
)
Author
Age
Files
Lines
*
verilog: fix width/sign detection for functions
Zachary Snow
2022-05-30
1
-5
/
+7
*
verilog: fix size and signedness of array querying functions
Jannis Harder
2022-05-30
1
-2
/
+1
*
verilog: fix $past's signedness
Jannis Harder
2022-05-25
1
-1
/
+1
*
Fix access to whole sub-structs (#3086)
Kamil Rakoczy
2022-02-14
1
-1
/
+1
*
sv: fix size cast internal expression extension
Zachary Snow
2022-01-07
1
-2
/
+9
*
sv: fix size cast clipping expression width
Zachary Snow
2022-01-03
1
-1
/
+2
*
fix width detection of array querying function in case and case item expressions
Zachary Snow
2021-12-17
1
-0
/
+5
*
genrtlil: Fix displaying debug info in packages
Kamil Rakoczy
2021-11-10
1
-1
/
+2
*
verilog: use derived module info to elaborate cell connections
Zachary Snow
2021-10-25
1
-12
/
+11
*
Generate an RTLIL representation of bind constructs
Rupert Swarbrick
2021-08-13
1
-2
/
+77
*
genrtlil: add width detection for AST_PREFIX nodes
Zachary Snow
2021-07-29
1
-0
/
+8
*
verilog: Emit $meminit_v2 cell.
Marcelina Kościelnicka
2021-07-28
1
-3
/
+6
*
Add support for parsing the SystemVerilog 'bind' construct
Rupert Swarbrick
2021-07-16
1
-0
/
+5
*
sv: fix two struct access bugs
Zachary Snow
2021-07-15
1
-0
/
+4
*
rtlil: Make Process handling more uniform with Cell and Wire.
Marcelina Kościelnicka
2021-07-12
1
-3
/
+1
*
ast: fix error condition causing assert to fail
Xiretza
2021-06-14
1
-2
/
+1
*
Merge pull request #2817 from YosysHQ/claire/fixemails
Claire Xen
2021-06-09
1
-1
/
+1
|
\
|
*
Fixing old e-mail addresses and deadnames
Claire Xenia Wolf
2021-06-08
1
-1
/
+1
*
|
verilog: check for module scope identifiers during width detection
Zachary Snow
2021-06-08
1
-2
/
+9
|
/
*
verilog: fix case expression sign and width handling
Zachary Snow
2021-05-25
1
-10
/
+40
*
verilog: Use proc memory writes in the frontend.
Marcelina Kościelnicka
2021-03-08
1
-18
/
+38
*
verilog: impose limit on maximum expression width
Zachary Snow
2021-03-04
1
-0
/
+6
*
genrtlil: improve name conflict error messaging
Zachary Snow
2021-02-26
1
-12
/
+37
*
frontend: Make helper functions for printing locations.
Marcelina Kościelnicka
2021-02-23
1
-25
/
+25
*
verilog: support recursive functions using ternary expressions
Zachary Snow
2021-02-12
1
-0
/
+35
*
genrtlil: fix signed port connection codegen failures
Zachary Snow
2021-02-05
1
-1
/
+5
*
genrtlil: fix mux2rtlil generated wire signedness
Zachary Snow
2020-12-22
1
-0
/
+1
*
Sign extend port connections where necessary
Zachary Snow
2020-12-18
1
-2
/
+24
*
static cast: support changing size and signedness
Kazuki Sakamoto
2020-06-19
1
-0
/
+24
*
Merge pull request #2041 from PeterCrozier/struct
clairexen
2020-06-04
1
-0
/
+2
|
\
|
*
Merge branch 'master' into struct
Peter Crozier
2020-06-03
1
-1
/
+1
|
|
\
|
*
|
Generalise structs and add support for packed unions.
Peter Crozier
2020-05-12
1
-0
/
+1
|
*
|
Implement SV structs.
Peter Crozier
2020-05-08
1
-0
/
+1
*
|
|
Merge pull request #2006 from jersey99/signed-in-rtlil-wire
whitequark
2020-06-04
1
-0
/
+1
|
\
\
\
|
|
_
|
/
|
/
|
|
|
*
|
Preserve 'signed'-ness of a verilog wire through RTLIL
Vamsi K Vytla
2020-04-27
1
-0
/
+1
*
|
|
Add force_downto and force_upto wire attributes.
Marcelina Kościelnicka
2020-05-19
1
-1
/
+1
|
|
/
|
/
|
*
|
Merge pull request #2022 from Xiretza/fallthroughs
whitequark
2020-05-08
1
-3
/
+4
|
\
\
|
*
|
Add YS_FALLTHROUGH macro to mark case fall-through
Xiretza
2020-05-07
1
-3
/
+4
*
|
|
Merge pull request #2005 from YosysHQ/claire/fix1990
Claire Wolf
2020-05-07
1
-4
/
+19
|
\
\
\
|
|
/
/
|
/
|
|
|
*
|
Fix handling of signed indices in bit slices
Claire Wolf
2020-05-02
1
-3
/
+8
|
*
|
Add AST_SELFSZ and improve handling of bit slices
Claire Wolf
2020-05-02
1
-1
/
+7
|
*
|
Add "nowrshmsk" attribute, fix shift-and-mask bit slice write for signed offs...
Claire Wolf
2020-05-02
1
-0
/
+4
|
|
/
*
|
frontend: cleanup to use more ID::*, more dict<> instead of map<>
Eddie Hung
2020-05-04
1
-1
/
+1
*
|
frontend: Include complete source location instead of just `location.first_li...
Alberto Gonzalez
2020-05-01
1
-13
/
+13
|
/
*
ilang, ast: Store parameter order and default value information.
Marcelina Kościelnicka
2020-04-21
1
-1
/
+4
*
Add LookaheadRewriter for proper bitselwrite support
Claire Wolf
2020-04-16
1
-3
/
+128
*
Fix 5bba9c3, closes #1876
Claire Wolf
2020-04-14
1
-7
/
+13
*
kernel: big fat patch to use more ID::*, otherwise ID(*)
Eddie Hung
2020-04-02
1
-134
/
+122
*
kernel: use more ID::*
Eddie Hung
2020-04-02
1
-45
/
+45
*
Merge pull request #1718 from boqwxp/precise_locations
Claire Wolf
2020-03-03
1
-102
/
+101
|
\
[next]