aboutsummaryrefslogtreecommitdiffstats
path: root/backends
Commit message (Collapse)AuthorAgeFilesLines
* Restore write_xaiger's holes_mode since port_id order causes QoREddie Hung2020-01-031-27/+19
| | | | regressions inside abc9
* CleanupEddie Hung2020-01-021-2/+1
|
* write_xaiger: get rid of external_bits dictEddie Hung2020-01-021-1/+1
|
* abc9 -keepff -> -dff; refactor dff operationsEddie Hung2020-01-021-89/+47
|
* Get rid of (* abc9_keep *) in write_xaiger tooEddie Hung2020-01-011-15/+18
|
* attributes.count() -> get_bool_attribute()Eddie Hung2020-01-011-1/+1
|
* parse_xaiger to not take box_lookupEddie Hung2019-12-311-2/+13
|
* Do not re-order carry chain ports, just precompute iteration orderEddie Hung2019-12-311-22/+32
|
* write_xaiger: be more precise with ff_bits, remove ff_aig_mapEddie Hung2019-12-311-21/+19
|
* Retry getting rid of write_xaiger's holes_modeEddie Hung2019-12-311-81/+41
|
* Revert "Get rid of holes_mode"Eddie Hung2019-12-301-35/+70
| | | | This reverts commit 7997e2a90fd37886241b7eb657408177ef7f6fa7.
* Get rid of holes_modeEddie Hung2019-12-301-70/+35
|
* write_xaiger to use scratchpad for stats; cleanup abc9Eddie Hung2019-12-301-17/+5
|
* Remove unusedEddie Hung2019-12-301-5/+0
|
* Call "proc" if processes inside whiteboxesEddie Hung2019-12-301-1/+1
|
* Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-12-301-21/+27
|\
| * write_xaiger: inherit port ordering from original moduleEddie Hung2019-12-271-5/+16
| |
| * Revert "Merge pull request #1598 from YosysHQ/revert-1588-eddie/xaiger_cleanup"Eddie Hung2019-12-271-19/+27
| | | | | | | | | | This reverts commit 92654f73ea92ee9e390c8ab50d8cb51c47a7ffa9, reversing changes made to 3e14ff16676884a1f65cf0eeb0ca9cb1958b8804.
| * Merge branch 'master' of github.com:YosysHQ/yosysEddie Hung2019-12-271-27/+19
| |\
| | * Revert "write_xaiger: only instantiate each whitebox cell type once"David Shah2019-12-271-27/+19
| | |
| * | write_xaiger: simplify c{i,o}_bitsEddie Hung2019-12-271-12/+6
| |/
| * write_xaiger: only instantiate each whitebox cell type onceEddie Hung2019-12-201-19/+27
| |
| * Revert "Optimise write_xaiger"Eddie Hung2019-12-201-24/+21
| |
| * Stray newlineEddie Hung2019-12-061-1/+0
| |
| * write_xaiger to inst each cell type once, do not call techmap/aigmapEddie Hung2019-12-061-21/+25
| |
| * Revert "Fold loop"Eddie Hung2019-11-271-3/+6
| | | | | | | | This reverts commit a30d5e1cc35791a98b2269c5e587c566fe8b0a35.
| * latch -> boxEddie Hung2019-11-261-1/+1
| |
| * Fold loopEddie Hung2019-11-261-6/+3
| |
| * Do not sigmap keep bits inside write_xaigerEddie Hung2019-11-261-1/+1
| |
| * xaiger: do not promote output wiresEddie Hung2019-11-261-5/+0
| |
* | Add "synth_xilinx -dff" option, cleanup abc9Eddie Hung2019-12-301-2/+3
| |
* | Really fix it!Eddie Hung2019-12-271-10/+7
| |
* | write_xaiger: fix arrival times for non boxesEddie Hung2019-12-271-18/+25
| |
* | write_xaiger to opt instead of just clean whiteboxesEddie Hung2019-12-231-1/+1
| |
* | Cleanup xaiger, remove unnecessary complexity with inoutEddie Hung2019-12-171-61/+20
| |
* | Do not sigmapEddie Hung2019-12-171-1/+1
| |
* | Revert "Use sigmap signal"Eddie Hung2019-12-171-1/+1
| | | | | | | | This reverts commit 42f990f3a6b7928841fa0e290fa2688925485907.
* | Use sigmap signalEddie Hung2019-12-161-1/+1
| |
* | Skip $inout transformation if not a PIEddie Hung2019-12-161-3/+5
| |
* | Revert "write_xaiger: use sigmap bits more consistently"Eddie Hung2019-12-161-4/+5
| | | | | | | | This reverts commit 6c340112fee1bb8989cbd41923aaa627d77d5110.
* | write_xaiger: use sigmap bits more consistentlyEddie Hung2019-12-161-5/+4
| |
* | Fix writing non-whole modules, including inouts and keepsEddie Hung2019-12-061-90/+81
| |
* | write_xaiger to support part-selected modules againEddie Hung2019-12-051-11/+37
| |
* | CleanupEddie Hung2019-12-031-11/+12
| |
* | write_xaiger to consume abc9_init attribute for abc9_flopsEddie Hung2019-12-031-34/+28
| |
* | Add comment, use sigmapEddie Hung2019-11-271-2/+2
| |
* | Revert "Fold loop"Eddie Hung2019-11-271-3/+6
| | | | | | | | This reverts commit da51492dbcc9f19a4808ef18e8ae1222bc55b118.
* | xaiger: do not promote output wiresEddie Hung2019-11-261-5/+0
| |
* | Fold loopEddie Hung2019-11-251-6/+3
| |
* | Do not sigmap keep bits inside write_xaigerEddie Hung2019-11-251-1/+1
| |