Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | install *_nowide.lut files | Eddie Hung | 2019-06-29 | 2 | -0/+3 |
| | |||||
* | Merge pull request #1149 from gsomlo/gls-1098-abcext-fixup | Eddie Hung | 2019-06-28 | 1 | -0/+1 |
|\ | | | | | Make abc9 pass aware of optional ABCEXTERNAL override | ||||
| * | Make abc9 pass aware of optional ABCEXTERNAL override | Gabriel L. Somlo | 2019-06-28 | 1 | -0/+1 |
| | | | | | | | | Signed-off-by: Gabriel Somlo <gsomlo@gmail.com> | ||||
* | | Replace log_assert() with meaningful log_error() | Eddie Hung | 2019-06-28 | 1 | -1/+5 |
| | | |||||
* | | Remove peepopt call in synth_xilinx since already in synth -run coarse | Eddie Hung | 2019-06-28 | 1 | -5/+0 |
|/ | |||||
* | Add missing CHANGELOG entries | Eddie Hung | 2019-06-28 | 1 | -0/+3 |
| | |||||
* | Fix spacing | Eddie Hung | 2019-06-28 | 1 | -2/+2 |
| | |||||
* | Merge pull request #1098 from YosysHQ/xaig | Eddie Hung | 2019-06-28 | 45 | -247/+3642 |
|\ | | | | | "abc9" pass for timing-aware techmapping (experimental, FPGA only, no FFs) | ||||
| * | Add generic __builtin_bswap32 function | Eddie Hung | 2019-06-28 | 1 | -0/+15 |
| | | |||||
| * | Also fix write_aiger for UB | Eddie Hung | 2019-06-28 | 1 | -26/+26 |
| | | |||||
| * | Fix more potential for undefined behaviour due to container invalidation | Eddie Hung | 2019-06-28 | 1 | -6/+10 |
| | | |||||
| * | Update synth_ice40 -device doc to be relevant for -abc9 only | Eddie Hung | 2019-06-28 | 1 | -2/+2 |
| | | |||||
| * | Disable boxing of ECP5 dist RAM due to regression | Eddie Hung | 2019-06-28 | 1 | -1/+1 |
| | | |||||
| * | Add write address to abc_scc_break of ECP5 dist RAM | Eddie Hung | 2019-06-28 | 1 | -1/+1 |
| | | |||||
| * | Fix DO4 typo | Eddie Hung | 2019-06-28 | 1 | -1/+1 |
| | | |||||
| * | Reduce diff with upstream | Eddie Hung | 2019-06-27 | 1 | -4/+2 |
| | | |||||
| * | Extraneous newline | Eddie Hung | 2019-06-27 | 1 | -1/+0 |
| | | |||||
| * | Remove noise from ice40/cells_sim.v | Eddie Hung | 2019-06-27 | 1 | -5/+0 |
| | | |||||
| * | Refactor for one "abc_carry" attribute on module | Eddie Hung | 2019-06-27 | 5 | -82/+84 |
| | | |||||
| * | Merge branch 'xaig' of github.com:YosysHQ/yosys into xaig | Eddie Hung | 2019-06-27 | 2 | -0/+19 |
| |\ | |||||
| | * | Merge remote-tracking branch 'origin/master' into xaig | Eddie Hung | 2019-06-27 | 2 | -0/+19 |
| | |\ | |||||
| * | | | Do not use Module::remove() iterator version | Eddie Hung | 2019-06-27 | 1 | -5/+6 |
| | | | | |||||
| * | | | Remove redundant doc | Eddie Hung | 2019-06-27 | 1 | -3/+0 |
| | | | | |||||
| * | | | Remove &retime when abc9 -fast | Eddie Hung | 2019-06-27 | 1 | -1/+1 |
| | | | | |||||
| * | | | Cleanup abc9.cc | Eddie Hung | 2019-06-27 | 1 | -15/+17 |
| | | | | |||||
| * | | | Undo iterator based Module::remove() for cells, as containers will not | Eddie Hung | 2019-06-27 | 2 | -11/+2 |
| |/ / | | | | | | | | | | invalidate | ||||
| * | | Merge remote-tracking branch 'origin/master' into xaig | Eddie Hung | 2019-06-27 | 4 | -9/+39 |
| |\ \ | |||||
| * \ \ | Merge remote-tracking branch 'origin/master' into xaig | Eddie Hung | 2019-06-27 | 0 | -0/+0 |
| |\ \ \ | |||||
| * | | | | Add warning if synth_xilinx -abc9 with family != xc7 | Eddie Hung | 2019-06-27 | 1 | -0/+2 |
| | | | | | |||||
| * | | | | Remove unneeded include | Eddie Hung | 2019-06-27 | 1 | -3/+0 |
| | | | | | |||||
| * | | | | Merge origin/master | Eddie Hung | 2019-06-27 | 10 | -65/+480 |
| | | | | | |||||
| * | | | | Fix spacing | Eddie Hung | 2019-06-26 | 1 | -38/+38 |
| | | | | | |||||
| * | | | | Improve debugging message for comb loops | Eddie Hung | 2019-06-26 | 1 | -4/+6 |
| | | | | | |||||
| * | | | | Add WE to ECP5 dist RAM's abc_scc_break too | Eddie Hung | 2019-06-26 | 1 | -1/+1 |
| | | | | | |||||
| * | | | | Update comment on boxes | Eddie Hung | 2019-06-26 | 2 | -4/+6 |
| | | | | | |||||
| * | | | | Add "WE" to dist RAM's abc_scc_break | Eddie Hung | 2019-06-26 | 1 | -3/+3 |
| | | | | | |||||
| * | | | | Support more than one port in the abc_scc_break attr | Eddie Hung | 2019-06-26 | 1 | -38/+42 |
| | | | | | |||||
| * | | | | Add write_xaiger into CHANGELOG | Eddie Hung | 2019-06-26 | 1 | -0/+1 |
| | | | | | |||||
| * | | | | Merge branch 'koriakin/xc7nocarrymux' into xaig | Eddie Hung | 2019-06-26 | 0 | -0/+0 |
| |\ \ \ \ | |||||
| * | | | | | Remove unused var | Eddie Hung | 2019-06-26 | 1 | -1/+1 |
| | | | | | | |||||
| * | | | | | Add _nowide variants of LUT libraries in -nowidelut flows | Eddie Hung | 2019-06-26 | 4 | -13/+44 |
| | | | | | | |||||
| * | | | | | Merge branch 'xaig' of github.com:YosysHQ/yosys into xaig | Eddie Hung | 2019-06-26 | 1 | -2/+10 |
| |\ \ \ \ \ | |||||
| | * \ \ \ \ | Merge pull request #1136 from YosysHQ/xaig_ice40_wire_del | Eddie Hung | 2019-06-26 | 1 | -2/+10 |
| | |\ \ \ \ \ | | | | | | | | | | | | | | | | | abc9: Add wire delays to synth_ice40 | ||||
| | | * | | | | | abc9: Add wire delays to synth_ice40 | David Shah | 2019-06-26 | 1 | -2/+10 |
| | |/ / / / / | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| * | | | | | | Merge branch 'koriakin/xc7nocarrymux' into xaig | Eddie Hung | 2019-06-26 | 0 | -0/+0 |
| |\ \ \ \ \ \ | |||||
| * \ \ \ \ \ \ | Merge branch 'koriakin/xc7nocarrymux' into xaig | Eddie Hung | 2019-06-26 | 0 | -0/+0 |
| |\ \ \ \ \ \ \ | |||||
| * \ \ \ \ \ \ \ | Merge branch 'koriakin/xc7nocarrymux' into xaig | Eddie Hung | 2019-06-26 | 2 | -9/+26 |
| |\ \ \ \ \ \ \ \ | | |_|_|/ / / / / | |/| | | | | | | | |||||
| * | | | | | | | | Missing muxpack.o in Makefile | Eddie Hung | 2019-06-25 | 1 | -0/+1 |
| | | | | | | | | | |||||
| * | | | | | | | | Realistic delays for RAM32X1D too | Eddie Hung | 2019-06-25 | 1 | -2/+2 |
| | | | | | | | | | |||||
| * | | | | | | | | Add RAM32X1D box info | Eddie Hung | 2019-06-25 | 2 | -4/+12 |
| | | | | | | | | |