aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
...
| * | | | | aiger: -xaiger to read $_DFF_[NP]_ back with new clocks createdEddie Hung2020-05-142-3/+24
| | | | | | | | | | | | | | | | | | | | | | | | according to mergeability class, and init state as cell attr
| * | | | | xaiger: output $_DFF_[NP]_ with mergeability if -dff optionEddie Hung2020-05-141-42/+44
| |/ / / /
* | | / / Revert "Add support for non-power-of-two mem chunks in verific importer"Claire Wolf2020-05-171-12/+2
| |_|/ / |/| | | | | | | | | | | This reverts commit 173aa27ca5ef6e7c0a9277e8da7765adcd63bfe9.
* | | | Merge pull request #2055 from YosysHQ/eddie/logger_multipleEddie Hung2020-05-141-7/+36
|\ \ \ \ | | | | | | | | | | logger: fix for multiple calls with same pattern
| * | | | logger: clean up docEddie Hung2020-05-141-1/+2
| | | | |
| * | | | logger: fix for multiple calls with same patternEddie Hung2020-05-141-6/+34
| |/ / /
* | | | opt_expr: Sx to Sz; spotted by @XiretzaEddie Hung2020-05-141-1/+1
| | | |
* | | | Merge pull request #1994 from YosysHQ/eddie/fix_bug1758Eddie Hung2020-05-149-30/+562
|\ \ \ \ | |/ / / |/| | | opt_expr: improve single-bit $and/$or/$xor/$xnor cells; gate cells too
| * | | Fix whitespaceEddie Hung2020-05-141-1/+1
| | | |
| * | | test: update opt_expr_alu testEddie Hung2020-05-081-2/+1
| | | |
| * | | opt_expr: consume_x to require/imply !keepdcEddie Hung2020-05-081-5/+6
| | | |
| * | | opt_expr: restore consume_x; use for coarse grained tooEddie Hung2020-05-081-6/+6
| | | |
| * | | tests: opt_expr tests that depend on consumexEddie Hung2020-05-081-0/+35
| | | |
| * | | tests: fsm to use a randomly-generated seedEddie Hung2020-04-241-3/+5
| | | |
| * | | opt_expr: const_xnor replacement to pad Y with 1'b1Eddie Hung2020-04-242-1/+48
| | | |
| * | | tests: opt_expr update xnor/xor testsEddie Hung2020-04-242-7/+6
| | | |
| * | | opt_expr: more fixes for $xor/$xnorEddie Hung2020-04-241-23/+47
| | | |
| * | | opt_expr: do not group by X, more fixesEddie Hung2020-04-233-20/+61
| | | |
| * | | tests: add opt_expr testsEddie Hung2020-04-235-0/+365
| | | |
| * | | opt_expr: improve single-bit $and/$or/$xor/$xnor cells; gate cells tooEddie Hung2020-04-231-10/+29
| | | |
* | | | Merge pull request #2045 from YosysHQ/eddie/fix2042Eddie Hung2020-05-146-1/+107
|\ \ \ \ | | | | | | | | | | verilog: error if no direction given for task arguments, default to input in SV mode
| * | | | test: add another testcase as per @nakengelhardtEddie Hung2020-05-141-0/+25
| | | | |
| * | | | verilog: default to input in sv mode if task/func has no dir ...Eddie Hung2020-05-131-2/+10
| | | | | | | | | | | | | | | | | | | | otherwise error
| * | | | tests: update/extend task argument testsEddie Hung2020-05-132-2/+35
| | | | |
| * | | | verilog: error out when non-ANSI task/func argumentsEddie Hung2020-05-111-1/+5
| | | | |
| * | | | tests: add #2042 testcaseEddie Hung2020-05-111-0/+12
| | | | |
| * | | | Setup tests/verilog properlyEddie Hung2020-05-113-0/+24
| | | | |
* | | | | Merge pull request #2052 from YosysHQ/claire/verific_memfixClaire Wolf2020-05-141-2/+12
|\ \ \ \ \ | | | | | | | | | | | | Add support for non-power-of-two mem chunks in verific importer
| * | | | | Add support for non-power-of-two mem chunks in verific importerClaire Wolf2020-05-141-2/+12
| | |_|/ / | |/| | | | | | | | | | | | | Signed-off-by: Claire Wolf <claire@symbioticeda.com>
* | | | | Merge pull request #2050 from YosysHQ/eddie/opt_clean_fixesClaire Wolf2020-05-142-12/+32
|\ \ \ \ \ | | | | | | | | | | | | opt_clean: remove (* init *) regardless of -purge, remove (* init *) when consistent with sigmap, clean to behave identically
| * | | | | opt_clean: improve warning messageEddie Hung2020-05-142-2/+2
| | | | | |
| * | | | | opt_clean: add init testEddie Hung2020-05-141-0/+13
| | | | | |
| * | | | | opt_clean: rminit without -purge; also remove if consistent with const..Eddie Hung2020-05-141-9/+17
| | | | | | | | | | | | | | | | | | | | | | | | warn otherwise
| * | | | | opt_clean: really make 'clean' identical to 'opt_clean' by rminit tooEddie Hung2020-05-141-3/+2
| |/ / / /
* | | | | Merge pull request #2027 from YosysHQ/eddie/verilog_neg_uptoClaire Wolf2020-05-144-8/+35
|\ \ \ \ \ | |/ / / / |/| | | | ast: swap range regardless of range_left >= 0
| * | | | techlibs/common: more robustness when *_WIDTH = 0Eddie Hung2020-05-053-8/+30
| | | | |
| * | | | ast: swap range regardless of range_left >= 0Eddie Hung2020-05-041-1/+1
| | | | |
| * | | | test: add failing testEddie Hung2020-05-041-0/+5
| | | | |
* | | | | ice40: fix ICESTORM_LC process sensitivityEddie Hung2020-05-121-1/+1
| | | | |
* | | | | ice40: fix whitespaceEddie Hung2020-05-121-15/+14
| | | | |
* | | | | ecp5: Add missing SERDES parametersDavid Shah2020-05-121-0/+4
| |/ / / |/| | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
* | | | Merge pull request #2038 from nakengelhardt/no-libdir-flagClaire Wolf2020-05-081-2/+1
|\ \ \ \ | | | | | | | | | | Remove yosys libdir from LDFLAGS (and fix a typo)
| * | | | Remove yosys libdir from LDFLAGS (and fix a typo)N. Engelhardt2020-05-071-2/+1
| | | | |
* | | | | Fix clang compiler warningClaire Wolf2020-05-081-2/+2
| | | | | | | | | | | | | | | | | | | | Signed-off-by: Claire Wolf <claire@symbioticeda.com>
* | | | | Merge pull request #2022 from Xiretza/fallthroughswhitequark2020-05-085-9/+26
|\ \ \ \ \ | | | | | | | | | | | | Avoid switch fall-through warnings
| * | | | | Reorder cases to avoid fall-through warningXiretza2020-05-071-3/+3
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | log_assert(false) never returns and thus can't fall through, but gcc doesn't seem to think that far. Making it the last case avoids the problem entirely.
| * | | | | Add YS_FALLTHROUGH macro to mark case fall-throughXiretza2020-05-075-6/+23
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | C++17 introduced [[fallthrough]], GCC and clang had their own vendored attributes before that. MSVC doesn't seem to have such a warning at all.
* | | | | | intel_alm: direct LUTRAM cell instantiationDan Ravensloft2020-05-079-52/+163
| |/ / / / |/| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | By instantiating the LUTRAM cell directly, we avoid a trip through altsyncram, which speeds up Quartus synthesis time. This also gives a little more flexibility, as Yosys can build RAMs out of individual 32x1 LUTRAM cells. While working on this, I discovered that the mem_init0 parameter of <family>_mlab_cell gets ignored by Quartus.
* | | | | Merge pull request #2005 from YosysHQ/claire/fix1990Claire Wolf2020-05-079-19/+142
|\ \ \ \ \ | | | | | | | | | | | | Add "nowrshmsk" attribute, fix shift-and-mask bit slice write for signed offset
| * | | | | Fix the other "opt_expr -fine" bug introduced in 213a89558Claire Wolf2020-05-021-7/+19
| | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Claire Wolf <claire@symbioticeda.com>
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-05 12:54:46 +0000