aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* Merge branch 'eddie/fix_retime' into xc7srlEddie Hung2019-04-052-1/+7
|\
| * Add retime testEddie Hung2019-04-051-0/+6
| * Fix S0 -> S1Eddie Hung2019-04-051-1/+1
* | Move dffinit til after abcEddie Hung2019-04-053-2/+2
* | Merge branch 'eddie/fix_retime' into xc7srlEddie Hung2019-04-0511-14/+85
|\|
| * Move techamp t:$_DFF_?N? to before abc callEddie Hung2019-04-051-2/+2
| * RetryEddie Hung2019-04-051-1/+1
| * "&nf -D 0" fails => use "-D 1" insteadEddie Hung2019-04-051-1/+1
| * Resolve @daveshah1 comment, update synth_xilinx helpEddie Hung2019-04-052-7/+9
| * synth_xilinx to techmap FFs after abc call, otherwise -retime failsEddie Hung2019-04-051-3/+3
| * abc -dff now implies "-D 0" otherwise retiming doesn't happenEddie Hung2019-04-051-0/+2
| * Add "read_ilang -lib"Clifford Wolf2019-04-055-3/+39
| * Added missing argument checking to "mutate" commandClifford Wolf2019-04-041-0/+32
* | techmap inside map_cells stageEddie Hung2019-04-052-2/+1
* | Merge branch 'map_cells_before_map_luts' into xc7srlEddie Hung2019-04-041-0/+1
|\ \
| * | Missing techmap entry in helpEddie Hung2019-04-041-0/+1
* | | Use soft-logic, not LUT3 instantiationEddie Hung2019-04-041-4/+2
* | | Merge branch 'map_cells_before_map_luts' into xc7srlEddie Hung2019-04-042-13/+13
|\| |
| * | synth_xilinx to map_cells before map_lutsEddie Hung2019-04-041-12/+12
| |/
| * Merge pull request #913 from smunaut/fix_proc_muxEddie Hung2019-04-031-1/+1
| |\
| | * proc_mux: Fix crash when trying to optimize non-existant mux to shiftxSylvain Munaut2019-04-031-1/+1
| |/
* | Cleanup commentsEddie Hung2019-04-041-5/+4
* | t:$dff* -> t:$dff t:$dffeEddie Hung2019-04-041-2/+2
* | Remove handling for $pmux, since #895Eddie Hung2019-04-031-40/+0
* | -nosrl meant when -nobramEddie Hung2019-04-031-1/+1
* | Remove duplicate STARTUPE2Eddie Hung2019-04-031-1/+0
* | Disable shregmap in synth_xilinx if -retimeEddie Hung2019-04-031-3/+3
* | Add changelog entryEddie Hung2019-04-031-0/+1
* | Merge remote-tracking branch 'origin/master' into xc7srlEddie Hung2019-04-0314-73/+526
|\|
| * Merge pull request #912 from YosysHQ/bram_addr_enClifford Wolf2019-04-031-0/+2
| |\
| | * memory_bram: Consider read enable for address expansion registerDavid Shah2019-04-021-0/+2
| * | Merge pull request #910 from ucb-bar/memupdatesClifford Wolf2019-04-031-30/+173
| |\ \ | | |/ | |/|
| | * Refine memory support to deal with general Verilog memory definitions.Jim Lawson2019-04-011-30/+173
| * | Merge pull request #895 from YosysHQ/pmux2shiftxEddie Hung2019-04-021-0/+28
| |\ \ | | |/ | |/|
| | * Create one $shiftx per bit in widthEddie Hung2019-03-251-10/+17
| | * Add a pmux-to-shiftx optimisation to proc_muxEddie Hung2019-03-231-0/+21
| * | Merge pull request #907 from YosysHQ/clifford/fix906Clifford Wolf2019-03-301-0/+2
| |\ \
| | * | Build Verilog parser with -DYYMAXDEPTH=100000, fixes #906Clifford Wolf2019-03-291-0/+2
| |/ /
| * | Merge pull request #901 from trcwm/libertyfixesClifford Wolf2019-03-284-9/+151
| |\ \
| | * | Liberty file parser now accepts superfluous ;Niels Moseley2019-03-271-1/+1
| | * | Liberty file parser now accepts superfluous ;Niels Moseley2019-03-271-1/+1
| | * | Liberty file parser now accepts superfluous ;Niels Moseley2019-03-274-9/+151
| * | | Merge pull request #903 from YosysHQ/bram_reset_transpClifford Wolf2019-03-281-0/+1
| |\ \ \ | | |/ / | |/| |
| | * | memory_bram: Reset make_transp when growing read portsDavid Shah2019-03-271-0/+1
| * | | Add "read -verific" and "read -noverific"Clifford Wolf2019-03-271-6/+28
| * | | Add "rename -output"Clifford Wolf2019-03-271-3/+23
| * | | Improve "rename" help messageClifford Wolf2019-03-271-0/+6
| * | | Add "cutpoint -undef"Clifford Wolf2019-03-261-10/+14
| * | | Add "hdlname" attributeClifford Wolf2019-03-262-0/+5
| * | | Fix "verific -extnets" for more complex situationsClifford Wolf2019-03-262-15/+93