iCE40/yosys - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
*	verilog: error out when non-ANSI task/func arguments	Eddie Hung	2020-05-11	1	-1/+5
*	tests: add #2042 testcase	Eddie Hung	2020-05-11	1	-0/+12
*	Setup tests/verilog properly	Eddie Hung	2020-05-11	3	-0/+24
*	Merge pull request #2038 from nakengelhardt/no-libdir-flag	Claire Wolf	2020-05-08	1	-2/+1
\|\
\| *	Remove yosys libdir from LDFLAGS (and fix a typo)	N. Engelhardt	2020-05-07	1	-2/+1
* \|	Fix clang compiler warning	Claire Wolf	2020-05-08	1	-2/+2
* \|	Merge pull request #2022 from Xiretza/fallthroughs	whitequark	2020-05-08	5	-9/+26
\|\ \
\| * \|	Reorder cases to avoid fall-through warning	Xiretza	2020-05-07	1	-3/+3
\| * \|	Add YS_FALLTHROUGH macro to mark case fall-through	Xiretza	2020-05-07	5	-6/+23
* \| \|	intel_alm: direct LUTRAM cell instantiation	Dan Ravensloft	2020-05-07	9	-52/+163
\| \|/ \|/\|
* \|	Merge pull request #2005 from YosysHQ/claire/fix1990	Claire Wolf	2020-05-07	9	-19/+142
\|\ \
\| * \|	Fix the other "opt_expr -fine" bug introduced in 213a89558	Claire Wolf	2020-05-02	1	-7/+19
\| * \|	Add plusargs for output files in test_autotb output	Claire Wolf	2020-05-02	1	-3/+10
\| * \|	Bugfix in partsel.v signed indices test cases	Claire Wolf	2020-05-02	1	-2/+2
\| * \|	Fix handling of signed indices in bit slices	Claire Wolf	2020-05-02	1	-3/+8
\| * \|	Add tests based on the test case from #1990	Claire Wolf	2020-05-02	1	-0/+46
\| * \|	Add AST_SELFSZ and improve handling of bit slices	Claire Wolf	2020-05-02	5	-7/+22
\| * \|	Add "nowrshmsk" attribute, fix shift-and-mask bit slice write for signed offs...	Claire Wolf	2020-05-02	6	-7/+57
* \| \|	Merge pull request #2034 from YosysHQ/eddie/abc_remote	Eddie Hung	2020-05-07	1	-1/+1
\|\ \ \ \| \|_\|/ \|/\| \|
\| * \|	Makefile: git fetch all commits from $(ABCURL) repo	Eddie Hung	2020-05-06	1	-1/+1
* \| \|	Merge pull request #2028 from zachjs/master	Eddie Hung	2020-05-06	3	-1/+23
\|\ \ \ \| \|/ / \|/\| \|
\| * \|	verilog: allow null gen-if then block	Zachary Snow	2020-05-06	3	-1/+23
* \| \|	Merge pull request #2025 from YosysHQ/eddie/frontend_cleanup	Eddie Hung	2020-05-05	7	-31/+34
\|\ \ \
\| * \| \|	frontend: cleanup to use more ID::*, more dict<> instead of map<>	Eddie Hung	2020-05-04	7	-31/+34
\| \|/ /
* \| \|	Merge pull request #2012 from whitequark/fix-wasi-abc-build	whitequark	2020-05-05	1	-3/+3
\|\ \ \
\| * \| \|	Update ABC to include WASI support fixes.	whitequark	2020-05-02	1	-1/+1
\| * \| \|	Fix WASI builds with abc enabled.	whitequark	2020-05-01	1	-2/+2
* \| \| \|	Merge pull request #2026 from YosysHQ/eddie/scratchpad_abc9_W	Eddie Hung	2020-05-05	3	-11/+34
\|\ \ \ \
\| * \| \| \|	synth_ice40/ecp5/xilinx: allow abc9.W to be overridden via scratchpad	Eddie Hung	2020-05-04	3	-11/+34
\| \| \|/ / \| \|/\| \|
* \| \| \|	Merge pull request #2024 from YosysHQ/eddie/primitive_src	Eddie Hung	2020-05-05	3	-2/+22
\|\ \ \ \
\| * \| \| \|	verilog: set src attribute for primitives	Eddie Hung	2020-05-04	2	-2/+6
\| * \| \| \|	tests: add tests for primitives' src	Eddie Hung	2020-05-04	1	-0/+16
\| \|/ / /
* \| \| \|	Merge pull request #2023 from YosysHQ/eddie/specify_src	Eddie Hung	2020-05-05	2	-18/+26
\|\ \ \ \ \| \|/ / / \|/\| \| \|
\| * \| \|	verilog: fix specify src attribute	Eddie Hung	2020-05-04	2	-18/+26
\|/ / /
* \| \|	Merge pull request #1996 from boqwxp/rtlil_source_locations	Eddie Hung	2020-05-04	1	-13/+13
\|\ \ \
\| * \| \|	frontend: Include complete source location instead of just `location.first_li...	Alberto Gonzalez	2020-05-01	1	-13/+13
* \| \| \|	Merge pull request #2000 from whitequark/log_error-trap	whitequark	2020-05-03	2	-3/+44
\|\ \ \ \
\| * \| \| \|	kernel: Trap in `log_error()` when a debugger is attached.	whitequark	2020-05-03	2	-3/+44
* \| \| \| \|	Merge pull request #2014 from YosysHQ/claire/fixoptalu	Claire Wolf	2020-05-03	2	-7/+31
\|\ \ \ \ \
\| * \| \| \| \|	test: add test for #2014	Eddie Hung	2020-05-02	1	-0/+12
\| * \| \| \| \|	Fix the other "opt_expr -fine" bug introduced in 213a89558	Claire Wolf	2020-05-02	1	-7/+19
\| \| \|_\|_\|/ \| \|/\| \| \|
* \| \| \| \|	Merge pull request #2013 from YosysHQ/eddie/aiger_fixes	Eddie Hung	2020-05-02	6	-42/+101
\|\ \ \ \ \ \| \|/ / / / \|/\| \| \| \|
\| * \| \| \|	abc9_ops: -reintegrate to be sensitive to start_offset too	Eddie Hung	2020-05-02	1	-3/+5
\| * \| \| \|	tests: aiger test for wire->start_offset != 0	Eddie Hung	2020-05-02	2	-0/+41
\| * \| \| \|	aiger: fixes for ports that have start_offset != 0	Eddie Hung	2020-05-02	3	-39/+55
\|/ / / /
* \| \| \|	Merge pull request #2010 from YosysHQ/claire/fixopt	Claire Wolf	2020-05-02	2	-7/+29
\|\ \ \ \ \| \|_\|_\|/ \|/\| \| \|
\| * \| \|	Add testcase for #2010	Eddie Hung	2020-05-01	1	-0/+10
\| * \| \|	Fix "opt_expr -fine" bug introduced in 213a89558	Claire Wolf	2020-05-01	1	-7/+19
* \| \| \|	Merge pull request #2001 from whitequark/wasi	whitequark	2020-05-01	17	-29/+166
\|\ \ \ \ \| \|/ / / \|/\| \| \|
\| * \| \|	Add WASI platform support.	whitequark	2020-04-30	17	-30/+167